数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR8327-AL1A-R 数据表(PDF) 68 Page - List of Unclassifed Manufacturers

部件名 AR8327-AL1A-R
功能描述  Seven-port Gigabit Ethernet Switch
PDF  394 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 68 Page - List of Unclassifed Manufacturers

Back Button AR8327-AL1A-R Datasheet HTML 64Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 65Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 66Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 67Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 68Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 69Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 70Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 71Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 72Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 394 page
background image
68 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch
Atheros Communications, Inc.
68 • June 2011
COMPANY CONFIDENTIAL
Table 3-12 summarizes the GLOBAL_INT1 Mask Register 1.
3.2.10
MODULE_EN
Address 0x0030
HW RST
Table 3-13 summarizes the MODULE_EN Register 1
3.2.11
MIB
Address 0x0034
SFT & HW RST
Table 3-12.
Global Interrupt Mask Register 1
Bit
R/W
Inital
Value
Mnemonic
Description
31:24
R/O
0
RESERVED
23:19
R/O
0
RESERVED
18
R/W
0
EEPROM_ERR_INT_EN
Enable interrupt for
EEPROM_ERR_INT
17
R/W
0
EEPROM_INT_EN
Enable interrupt for EEPROM_INT
16
R/W
0
MDIO_DONE_INT_EN
Enable interrupt for
MDIO_DONE_INT
15
R/W
0
PHY_INT_EN
Enable interrupt for PHY_INT
14
R/W
0
QM_ERR_INT_EN
Enable interrupt for QM_ERR_INT
13
R/W
0
LOOKUP_ERR_INT_EN
Enable interrupt for
LOOKUP_ERR_INT
12
R/W
0
LOOP_CHECK_INT_EN
Enable interrupt for
LOOP_CHECK_INT
11:1
R/O
0
RESERVED
0
R/W
0
BIST_DONE_INT_EN
Enable interrupt for BIST_DONE_INT
Table 3-13.
Module Enable Register 1
Bit
R/W
Inital
Value
Mnemonic
Description
31:10
R/O
0
RESERVED
9R/W
1
RESERVED
8R/W
1
RESERVED
7:3
R/W
0
RESERVED
2
R/W
0
L3_EN
1'b1: Layer 3 offload enable
1
R/W
0
ACL_EN
1'b1: acl module enable
0
R/W
0
MIB_EN
1'b1: mib count enable.
If this bit set to zero, mib module won't count.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com