| 数据搜索系统,热门电子元器件搜索 |
|
AR8327-AL1A-R 数据表(PDF) 68 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R 数据表(HTML) 68 Page - List of Unclassifed Manufacturers |
|
68 / 394 page ![]() 68 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch Atheros Communications, Inc. 68 • June 2011 COMPANY CONFIDENTIAL Table 3-12 summarizes the GLOBAL_INT1 Mask Register 1. 3.2.10 MODULE_EN Address 0x0030 HW RST Table 3-13 summarizes the MODULE_EN Register 1 3.2.11 MIB Address 0x0034 SFT & HW RST Table 3-12. Global Interrupt Mask Register 1 Bit R/W Inital Value Mnemonic Description 31:24 R/O 0 RESERVED 23:19 R/O 0 RESERVED 18 R/W 0 EEPROM_ERR_INT_EN Enable interrupt for EEPROM_ERR_INT 17 R/W 0 EEPROM_INT_EN Enable interrupt for EEPROM_INT 16 R/W 0 MDIO_DONE_INT_EN Enable interrupt for MDIO_DONE_INT 15 R/W 0 PHY_INT_EN Enable interrupt for PHY_INT 14 R/W 0 QM_ERR_INT_EN Enable interrupt for QM_ERR_INT 13 R/W 0 LOOKUP_ERR_INT_EN Enable interrupt for LOOKUP_ERR_INT 12 R/W 0 LOOP_CHECK_INT_EN Enable interrupt for LOOP_CHECK_INT 11:1 R/O 0 RESERVED 0 R/W 0 BIST_DONE_INT_EN Enable interrupt for BIST_DONE_INT Table 3-13. Module Enable Register 1 Bit R/W Inital Value Mnemonic Description 31:10 R/O 0 RESERVED 9R/W 1 RESERVED 8R/W 1 RESERVED 7:3 R/W 0 RESERVED 2 R/W 0 L3_EN 1'b1: Layer 3 offload enable 1 R/W 0 ACL_EN 1'b1: acl module enable 0 R/W 0 MIB_EN 1'b1: mib count enable. If this bit set to zero, mib module won't count. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |