数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AR8327-AL1A-R 数据表(PDF) 36 Page - List of Unclassifed Manufacturers

部件名 AR8327-AL1A-R
功能描述  Seven-port Gigabit Ethernet Switch
PDF  394 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

AR8327-AL1A-R 数据表(HTML) 36 Page - List of Unclassifed Manufacturers

Back Button AR8327-AL1A-R Datasheet HTML 32Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 33Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 34Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 35Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 36Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 37Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 38Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 39Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 40Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 394 page
background image
36 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch
Atheros Communications, Inc.
36 • June 2011
COMPANY CONFIDENTIAL
2.8 Register Access
The MDIO interface allows users to access the Switch internal registers and MII registers. The figure
shown below is the format to access MII registers in the embedded PHY. The PHY address is from
0x00 up to 0x04. The Op code “10” indicates the read command and “01” is the write command.
The Switch internal registers are 32-bits wide, but the MDIO access is only 16-bits wide. So it needs 2
times access to complete the internal registers access. Moreover the address spacing is more than 10
bits supported by MDIO, So it needs to write the upper address bits to internal registers, like page
mode access method. For example, the register address bit 18 to 9 are treated as page address and will
be written out first as High_addr[9:0], refer the Table 1 below. Then the register could be accessed via
Tables 2, where Low_addr[7:1] is the address bit [8:2] of register and Low_add[0] is 0 for Data[15:0] or
Low_addr[0] is 1 for Data[31:16].
1. First, write high-address command.
Where High_Addr[9:0] is address[18:9] for register, as follows:
2. Second, read/write 32 bit register data
command.
Table 2: where Low_Addr[7:1] is address [8:2] of register and Low_Addr[0] is 0 for Data[15:0], 1 for
Data[31:16]
14:13
TYPE MASK
15
Reserved
16
[7:6] RULE VALID
2'b00:start; 2'b01:continue; 2'b10:end; 2'b11:start&end
[5] FRAME WITH CTAG
MASK
1'b1: consider FRAME_WITH_CTAG
1'b0: ignore FRAME_WITH_CTAG
[4]
FRAME_WITH_CTAG
1'b1: frame with CTAG
1'b0: frame without CTAG
[3] CVID MASK
1'b1:mask;1'b0:range
[2:0] RULE TYPE
These three bits must be 3'b111 to indicate the Enhanced MAC Rule.
Table 2-20.
Enhanced MAC Pattern Mask
TA
[1:0]
2'b10 Low_addr[7:0]
start Op
Data[15:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com