| 数据搜索系统,热门电子元器件搜索 |
|
AR8327-AL1A-R 数据表(PDF) 369 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R 数据表(HTML) 369 Page - List of Unclassifed Manufacturers |
|
369 / 394 page ![]() Atheros Communications, Inc. AR8327/AR8327N Seven-port Gigabit Ethernet Switch • 369 3.10.27 Debug Register — System Mode Control Address Offset: 0x05, or 0d05 Table 3-392, “Debug Register — System Control Mode,” on page 369 summarizes the Register Table 3-392. Debug Register — System Control Mode 4:3 RESERVED Mode R/W Reserved HW Rst 2’h1 SW Rst Retain 2 MANU_SWITC H_ON Mode R/W DAC amplitude adjustment 1 = add +6% 0 = no increase HW Rst 1 SW Rst Retain 1 RES Mode R/W Reserved HW Rst 1 SW Rst Retain 0 RES Mode R/W Reserved HW Rst 0 SW Rst Retain Table 3-391. Debug Register — System Mode Control Bit Symbol Type Description Bit Symbol Type Description 15 RES Mode RO Reserved HW Rst 0 SW Rst 0 14 RES Mode RO Reserved HW Rst 0 SW Rst 0 13 RES Mode R/W Reserved HW Rst 1 SW Rst Retain 12 RES Mode R/W Reserved HW Rst 1 SW Rst Retain 11 RES Mode R/W Reserved HW Rst 1 SW Rst Retain |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |