DS31256 datasheet(100/183 Pages) MAXIM

100 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

100 of 183

buffers have been filled or wait until the completed packet data has been written. The DMA always

writes to the done queue when it has finished receiving a packet, even if the threshold has not been met.

Done-Queue Burst Writing

The DMA can write to the done queue in bursts, which allows for a more efficient use of the PCI bus.

The DMA can hand off descriptors to the done queue in groups rather than one at a time, freeing up the

PCI bus for more time-critical functions.

An internal FIFO stores up to eight done-queue descriptors (8 dwords as each descriptor occupies one

dword). The host must configure the FIFO for proper operation through the receive DMA queues-control

(RDMAQ) register (see the following).

When enabled through the receive done-queue FIFO-enable (RDQFE) bit, the done-queue FIFO does not

write to the done queue until it reaches the high watermark. When the done-queue FIFO reaches the high

watermark (which is six descriptors), it attempts to empty the done-queue FIFO by burst writing to the

done queue. Before it writes to the done queue, it checks (by examining the receive done-queue host read

pointer) to ensure the done queue has enough room to empty the done-queue FIFO. If the done queue

does not have enough room, then it only burst writes enough descriptors to keep from overflowing the

done queue. If the FIFO detects that there is no room for any descriptors to be written, it sets the status

bit for the receive DMA done-queue write error (RDQWE) in the status register for DMA (SDMA). It

does not write to the done queue nor does it increment the write pointer. In such a scenario, packets can

be lost and unrecoverable. If the done-queue FIFO can write descriptors to the done queue, it burst writes

them, increments the write pointer, and sets the status bit for the receive DMA done-queue write

(RDQW) in the status register for DMA (SDMA). See Section 5 for more details on status bits.

Done-Queue FIFO Flush Timer

To ensure the done-queue FIFO gets flushed to the done queue on a regular basis, the DMA uses the

receive done-queue FIFO flush timer (RDQFFT) to determine the maximum wait time between writes.

The RDQFFT is a 16-bit programmable counter that is decremented every PCLK divided by 256. It is

only monitored by the DMA when the receive done-queue FIFO is enabled (RDQFE = 1). For a 33MHz

PCLK, the timer is decremented every 7.76

µs. For a 25MHz clock, it is decremented every 10.24µs.

Each time the DMA writes to the done queue it resets the timer to the count placed into it by the host. On

initialization, the host sets a value into the RDQFFT that indicates the maximum time the DMA should

wait in between writes to the done queue. For example, with a PCLK of 33MHz, the range of wait times

is from 7.8

µs (RDQFFT = 0001h) to 508ms (RDQFFT = FFFFh). With a PCLK of 25MHz, the wait

times range from 10.2

µs (RDQFFT = 0001h) to 671ms (RDQFFT = FFFFh).

DS31256 数据表(PDF) 100 Page - Maxim Integrated Products

DS31256 数据表(HTML) 100 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载