DS31256 datasheet(11/183 Pages) MAXIM

11 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

11 of 183

Restrictions

In creating the overall system architecture, the user must balance the port, throughput, and HDLC

channel restrictions of the DS31256. Table 2-A lists all of the upper-bound maximum restrictions.

Table 2-A. Restrictions

ITEM

RESTRICTION

Port

Maximum of 16 channelized and unchannelized physical ports

Unchannelized

Ports 0 to 2: Maximum data rate of 52Mbps

Ports 3 to 15: Maximum data rate of 10Mbps

Channelized

Channelized and with byte interleave interfaces: 60 T1/64 E1 links

Maximum receive: 132Mbps

Throughput

Maximum transmit: 132Mbps

HDLC

Maximum of 256 channels:

If the fast HDLC engine on Port 0 is being used, then it must be

HDLC Channel 1*

If the fast HDLC engine on Port 1 is being used, then it must be

HDLC Channel 2*

If the fast HDLC engine on Port 2 is being used, then it must be

HDLC Channel 3*

*The 256 HDLC channels within the device are numbered 1 to 256.

Internal Device Configuration Registers

All internal device configuration registers (with the exception of the PCI configuration registers, which

are 32-bit registers) are 16 bits wide and are not byte addressable. When the host on the PCI bus accesses

these registers, the particular combination of byte enables (i.e.,

PCBE signals) is not important, but at

least one of the byte enables must be asserted for a transaction to occur. All registers are read/write,

unless otherwise noted. Not assigned (n/a) bits should be set to 0 when written to allow for future

upgrades. These bits should be treated as having no meaning and could be either 0 or 1 when read.

Initialization

On a system reset (which can be invoked by either hardware action through the

PRST signal or software

action through the RST control bit in the master reset and ID register), all of the internal device

configuration registers are set to 0 (0000h). The local bus bridge mode control register (LBBMC) is not

affected by a software-invoked system reset; it is forced to all zeros only by a hardware reset. The

internal registers that are accessed indirectly (these are listed as “indirect registers” in the data sheet and

consist of the channelized port registers in the Layer 1 block, the DMA configuration RAMs, the HDLC

configuration registers, and the FIFO registers) are not affected by a system reset, so they must be

configured on power-up by the host to a proper state. Table 2-B lists the steps required to initialize the

DS31256.

Note: After device power-up and reset, it takes 0.625ms to get a port up and operating, therefore, the

ports must wait a minimum of 0.625ms before packet data can be processed.

DS31256 数据表(PDF) 11 Page - Maxim Integrated Products

DS31256 数据表(HTML) 11 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载