| 数据搜索系统,热门电子元器件搜索 |
|
MPFS250T 数据表(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MPFS250T 数据表(HTML) 3 Page - Microchip Technology |
|
3 / 128 page ![]() 6.4 Fabric Specifications.........................................................................................................................................66 6.4.1 Math Blocks.......................................................................................................................................66 6.4.2 SRAM Blocks......................................................................................................................................67 6.5 Transceiver Switching Characteristics...............................................................................................................69 6.5.1 Transceiver Performance...................................................................................................................69 6.5.2 Transceiver Reference Clock Performance.........................................................................................70 6.5.3 Transceiver Reference Clock I/O Standards.......................................................................................72 6.5.4 Transmitter Performance...................................................................................................................73 6.5.5 Receiver Performance........................................................................................................................80 6.5.6 Transceiver and Receiver Return Loss Characteristics ......................................................................83 6.6 Transceiver Protocol Characteristics.................................................................................................................84 6.6.1 PCI Express.........................................................................................................................................84 6.6.2 Interlaken...........................................................................................................................................85 6.6.3 10GbE (10GBASE-R and 10GBASE-KR)...............................................................................................85 6.6.4 1GbE (1000BASE-X) ...........................................................................................................................86 6.6.5 SGMII and QSGMII.............................................................................................................................86 6.6.6 CPRI....................................................................................................................................................87 6.6.7 JESD204B...........................................................................................................................................87 6.6.8 Display Port........................................................................................................................................88 6.6.9 Serial RapidIO....................................................................................................................................88 6.6.10 SDI....................................................................................................................................................89 6.6.11 OTN..................................................................................................................................................89 6.6.12 Fiber Channel...................................................................................................................................90 6.6.13 HiGig and HiGig+..............................................................................................................................91 6.6.14 HiGig II.............................................................................................................................................91 6.6.15 Firewire IEEE 1394...........................................................................................................................91 6.7 Non-Volatile Characteristics..............................................................................................................................91 6.7.1 FPGA Programming Cycle and Retention...........................................................................................91 6.7.2 FPGA Programming Time...................................................................................................................92 6.7.3 FPGA Bitstream Sizes.........................................................................................................................93 6.7.4 Digest Cycles......................................................................................................................................94 6.7.5 Digest Time........................................................................................................................................95 6.7.6 Zeroization Time................................................................................................................................96 6.7.7 Verify Time.........................................................................................................................................99 6.7.8 Authentication Time........................................................................................................................101 6.7.9 Secure NVM Performance...............................................................................................................101 6.7.10 Secure NVM Programming Cycles..................................................................................................102 6.8 System Services..............................................................................................................................................102 6.8.1 System Services Throughput Characteristics...................................................................................102 6.9 Fabric Macros.................................................................................................................................................104 6.9.1 UJTAG Switching Characteristics......................................................................................................104 6.9.2 UJTAG_SEC Switching Characteristics..............................................................................................105 6.9.3 USPI Switching Characteristics.........................................................................................................105 6.9.4 Tamper Detectors............................................................................................................................106 6.9.5 System Controller Suspend Switching Characteristics.....................................................................108 6.9.6 Dynamic Reconfiguration Interface.................................................................................................109 6.9.7 User Voltage Detector Characteristics.............................................................................................109 6.10 Power-Up to Functional Timing....................................................................................................................110 6.10.1 Power-On (Cold) Reset Initialization Sequence.............................................................................110 6.10.2 Warm Reset Initialization Sequence..............................................................................................111 6.10.3 Power-On Reset Voltages...............................................................................................................111 6.10.4 User Design Dependence of Power-Up Times...............................................................................112 6.10.5 Cold Reset to Fabric and I/Os (Low Speed) Functional..................................................................112 6.10.6 Warm Reset to Fabric and I/Os (Low Speed) Functional...............................................................113 6.10.7 Miscellaneous Initialization Parameters........................................................................................113 iii Microsemi Proprietary and Confidential. DS0147 Revision 1.0 Contents |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |