数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPFS250T 数据表(PDF) 62 Page - Microchip Technology

部件名 MPFS250T
功能描述  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MPFS250T 数据表(HTML) 62 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 58Page - Microchip Technology MPFS250T Datasheet HTML 59Page - Microchip Technology MPFS250T Datasheet HTML 60Page - Microchip Technology MPFS250T Datasheet HTML 61Page - Microchip Technology MPFS250T Datasheet HTML 62Page - Microchip Technology MPFS250T Datasheet HTML 63Page - Microchip Technology MPFS250T Datasheet HTML 64Page - Microchip Technology MPFS250T Datasheet HTML 65Page - Microchip Technology MPFS250T Datasheet HTML 66Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 128 page
background image
Forwarded
Clock-to-D-
ata Skew
–1 (Mbps)
STD (Mbps)
–1 (MHz)
STD (MHz)
I/O Type
Topology
Interface N-
ame
Parameter
source,
aligned
From a
global clock
1000
1000
500
500
HSIO, GPIO
Tx DDR
TX_DDR_G_
C
source, cen-
tered
From a HS_
IO_CLK
1000
800
500
400
HSIO
Tx DDR digi-
tal mode
TX_DDRX_
B_A
Output FMA-
X 2:1
clock
source,
aligned
From a HS_
IO_CLK
1600
1333
800
667
HSIO
Tx DDR digi-
tal mode
TX_DDRX_
B_A
Output FMA-
X 4:1
Output FMA-
X 5:1
clock
source,
aligned
From a HS_
IO_CLK
1000
800
500
400
HSIO
Tx DDR digi-
tal mode
TX_DDRX_
B_C
Output FMA-
X 2:1
clock
source, cen-
tered with
PLL
From a HS_
IO_CLK
1600
1333
800
667
HSIO
Tx DDR digi-
tal mode
TX_DDRX_
B_C
Output FMA-
X 4:1
Output FMA-
X 5:1
clock
source, cen-
tered with
PLL
From a HS_
IO_CLK
1000
800
500
400
GPIO
Tx DDR digi-
tal mode
TX_DDRX_
B_A
Output FMA-
X 2:1
clock
source,
aligned
From a HS_
IO_CLK
1600
1250
800
625
GPIO
Tx DDR digi-
tal mode
TX_DDRX_
B_A
Output FMA-
X 4:1
Output FMA-
X 5:1
clock
source,
aligned
From a HS_
IO_CLK
1000
800
500
400
GPIO
Tx DDR digi-
tal mode
TX_DDRX_
B_C
Output FMA-
X 2:1
clock
source, cen-
tered with
PLL
From a HS_
IO_CLK
1600
1250
800
625
GPIO
Tx DDR digi-
tal mode
TX_DDRX_
B_C
Output FMA-
X 4:1
Output FMA-
X 5:1
clock
source, cen-
tered with
PLL
58
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com