数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPFS250T 数据表(PDF) 76 Page - Microchip Technology

部件名 MPFS250T
功能描述  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MPFS250T 数据表(HTML) 76 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 72Page - Microchip Technology MPFS250T Datasheet HTML 73Page - Microchip Technology MPFS250T Datasheet HTML 74Page - Microchip Technology MPFS250T Datasheet HTML 75Page - Microchip Technology MPFS250T Datasheet HTML 76Page - Microchip Technology MPFS250T Datasheet HTML 77Page - Microchip Technology MPFS250T Datasheet HTML 78Page - Microchip Technology MPFS250T Datasheet HTML 79Page - Microchip Technology MPFS250T Datasheet HTML 80Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 128 page
background image
Unit
–1 Max
–1 Typ
–1 Min
STD Max
STD Typ
STD Min
Symbol
Parameter
KHz
TxREF CLKP-
FD/ (128*6
3)
32
TxREF CLKP-
FD/ (128)
TxREF CLKP-
FD/ (128*6
3)
32
TxREF CLKP-
FD/ (128)
Mod_Freq
Spread
spectrum
modulation
frequency
7
1. See the maximum reference clock rate allowed per input buffer standard.
2. The minimum value applies to this clock when used as an XCVR reference clock. It does not apply when
used as a non-XCVR input buffer (DC input allowed).
3. Cascaded reference clock.
4. After reference clock input divider.
5. To calculate the FTXREFPN phase noise requirement at frequencies other than 156 MHz use the following
formula: FTXREFPN at f(MHz) = FTXREFPN at 156 MHz + 20*log(f/156)
6. Programmable capability for depth of down-spread or center-spread modulation.
7. Programmable modulation rate based on the modulation divider setting (1 to 63).
6.5.3
Transceiver Reference Clock I/O Standards
The following differential I/O standards are supported as transceiver reference clocks.
• LVDS25/33
• HCLS25 (for PCIe)
• RSDS25/33
• MINILVDS25/33
• SUBLVDS25/33
• PPDS25/33
• SLVS25/33
• BUSLVDS25
• MLVDS25
• LVPECL33
• MIPI25
For DC input levels, see table Differential DC Input and Output Levels.
Note: The transceiver reference clock differential receiver supports VICM common mode.
Note: The amount of jitter from the input receiver increases at common modes of less 0.2 V or greater than
VDDSREF–0.4 V. Therefore, for improved SerDes operation, it is recommended that the VCM of the signal
into the SerDes reference clock input be at a minimum of 0.2 V and below VDDSREF–0.4 V.
The following single-ended I/O standards are supported as transceiver reference clocks.
• LVTTL
• LVCMOS33
• LVCMOS25
• LVCMOS18
• SSTL25I/II
• SSTL18I/II
• HSUL18I/II
72
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com