数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPFS250T 数据表(PDF) 67 Page - Microchip Technology

部件名 MPFS250T
功能描述  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MPFS250T 数据表(HTML) 67 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 63Page - Microchip Technology MPFS250T Datasheet HTML 64Page - Microchip Technology MPFS250T Datasheet HTML 65Page - Microchip Technology MPFS250T Datasheet HTML 66Page - Microchip Technology MPFS250T Datasheet HTML 67Page - Microchip Technology MPFS250T Datasheet HTML 68Page - Microchip Technology MPFS250T Datasheet HTML 69Page - Microchip Technology MPFS250T Datasheet HTML 70Page - Microchip Technology MPFS250T Datasheet HTML 71Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 128 page
background image
Condition
Unit
Max
Typ
Min
Symbol
Parameter
MHz
FPHDET/56
FPHDET/77
FPHDET/91
FBW
Loop bandwidth
(FRAC)
3
ps
Max (±60 ps, ±0
.5 degrees)
TSPO
Static phase off-
set of the PLL
outputs
4
1.5 MHz ≤ Fout
< 15 MHz
ps
0.025*output_
period
TOUTJITTER
PLL output peri-
od jitter
10
Fout ≥ 15 MHz
ps
135
%
54
48
TOUTDUTY
PLL output duty
cycle precision
μs
Max (6.0 μs, 62
5 PFD cycles)
TLOCK
PLL lock time
5
PFD cycles
8
2
TUNLOCK
PLL unlock time
6
MHz
1250
0.050
FOUT
PLL output fre-
quency
μs
1
TMPDPW
Minimum pow-
er-down pulse
width
PFD cycles
1.5
FMAXDFB
Maximum delay
in the feedback
path
7
%
3.1
0.1
Mod_Spread
Spread spec-
trum modula-
tion spread
8
KHz
FPHDETF/(128)
32
FPHDETF/ (128x6
3)
Mod_Freq
Spread spec-
trum modula-
tion frequency
9
1. Minimum time for high or low pulse width.
2. Maximum jitter the PLL can tolerate without losing lock.
3. Default bandwidth setting of BW_PROP_CTRL = "01" for Integer and Fraction modes leads to the typical
estimated bandwidth. This bandwidth can be lowered by setting BW_PROP_CTRL = "00" and can be
increased if BW_PROP_CTRL = "10" and will be at the highest value if BW_PROP_CTRL = "11".
4. Maximum (±3-Sigma) phase error between any two outputs with nominally aligned phases.
5. Input clock cycle is REFDIV/FREF. For example, FREF = 25 MHz, REFDIV = 1, lock time = 10.0 (assumes
LOCKCOUNTSEL setting = 4'd8 (256 cycles)).
6. Unlock occurs if two cycles slip within LOCKCOUNT/4 PFD cycles.
7. Maximum propagation delay of external feedback path in Deskew mode.
8. Programmable capability for depth of down spread or center spread modulation.
9. Programmable modulation rate based on the modulation divider setting (1 to 63).
63
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com