数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPFS250T 数据表(PDF) 65 Page - Microchip Technology

部件名 MPFS250T
功能描述  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MPFS250T 数据表(HTML) 65 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 61Page - Microchip Technology MPFS250T Datasheet HTML 62Page - Microchip Technology MPFS250T Datasheet HTML 63Page - Microchip Technology MPFS250T Datasheet HTML 64Page - Microchip Technology MPFS250T Datasheet HTML 65Page - Microchip Technology MPFS250T Datasheet HTML 66Page - Microchip Technology MPFS250T Datasheet HTML 67Page - Microchip Technology MPFS250T Datasheet HTML 68Page - Microchip Technology MPFS250T Datasheet HTML 69Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 128 page
background image
Condition
Unit
VDD = 1.05 V
–1
VDD = 1.05 V
STD
VDD= 1.0 V –1
VDD= 1.0 V ST-
D
Symbol
Parameter
HSIO without
bridging
ps
20
30
20
30
FSKEWB
High-speed I/
O clock skew
1
HSIO with
bridging
ps
See table HSI-
O Clock Skew
with Bridging.
FSKEWB
GPIO without
bridging
ps
35
45
35
45
FSKEWB
GPIO with
bridging
ps
60
75
60
75
FSKEWB
HSIO without
bridging
ps
90
90
90
90
TDCB
High-speed I/
O clock duty
cycle distor-
tion
2
HSIO with
bridging
ps
115
115
115
115
TDCB
GPIO without
bridging
ps
90
90
90
90
TDCB
GPIO with
bridging
ps
115
115
115
115
TDCB
1. FSKEWB is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree skew
is significantly smaller at I/O registers close to each other because they are fed by the same or adjacent
clock-tree branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the
design.
2. Parameters listed in this table correspond to the worst-case duty cycle distortion observable at the I/O
flip flops. IBIS should be used to calculate any additional duty cycle distortion that might be caused by
asymmetrical rise/fall times for any I/O standard.
The following table describes high-speed I/O clock skew (FSKEWB) with bridging from –40 °C to 100 °C.
Note: FSKEWB is the worst-case clock-tree skew observable between sequential I/O elements. Clock-tree
skew is significantly smaller at I/O registers close to each other and fed by the same or adjacent clock-tree
branches. Use the Microsemi Timing Analyzer tool to evaluate clock skew specific to the design.
Table 73 • HSIO Clock Skew with Bridging (–40 °C to 100 °C)
Unit
VDD = 1.05 V
–1
VDD = 1.05 V
STD
VDD= 1.0 V –1
VDD= 1.0 V ST-
D
Bridging S-
ource
Total I/O B-
anks
Device
ps
80
120
80
120
NNW
1
2
MPF100T
ps
70
110
70
110
NNE
2
2
ps
80
120
80
120
NNW
1
2
MPF200T
ps
70
110
70
110
NNE
2
2
ps
80
120
80
120
NNW
1
3
MPF300T
ps
200
280
200
280
NNE
2
3
61
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com