数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPFS250T 数据表(PDF) 58 Page - Microchip Technology

部件名 MPFS250T
功能描述  PolarFire SoC Advanced Datasheet
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MPFS250T 数据表(HTML) 58 Page - Microchip Technology

Back Button MPFS250T Datasheet HTML 54Page - Microchip Technology MPFS250T Datasheet HTML 55Page - Microchip Technology MPFS250T Datasheet HTML 56Page - Microchip Technology MPFS250T Datasheet HTML 57Page - Microchip Technology MPFS250T Datasheet HTML 58Page - Microchip Technology MPFS250T Datasheet HTML 59Page - Microchip Technology MPFS250T Datasheet HTML 60Page - Microchip Technology MPFS250T Datasheet HTML 61Page - Microchip Technology MPFS250T Datasheet HTML 62Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 128 page
background image
Unit
–1
STD
Standard
Mbps
300
250
LVCMOS12 (8 mA)
Mbps
1000
1000
MIPIE25
Note: LVDS25 configuration should be used when implementing SGMII transmitters.
6.2.5
Maximum PHY Rate for FPGA Memory Interface IP
The following tables describe the maximum PHY rate for FPGA memory interface IP.
Table 63 • Maximum PHY Rate for FPGA Memory Interfaces IP for HSIO Banks
Fabric –1 (M-
Hz)
Fabric STD
(MHz)
–1 (Mbps)
STD (Mbps)
VDDI
VDDAUX
Gearing Ratio
MemoryStan-
dard
200
167
1600
1333
1.2 V
1.8 V
8:1
DDR4
167
133
1333
1067
1.5 V
1.8 V
8:1
DDR3
167
133
1333
1067
1.35 V
1.8 V
8:1
DDR3L
1
167
133
1333
800
1.2 V
1.8 V
8:1
LPDDR3
137.5
112.5
1100
900
1.5 V
1.8 V
8:1
QDRII+
133
133
1067
1067
1.35 V
1.8 V
8:1
RLDRAM3
1
200
167
800
667
1.35 V
1.8 V
4:1
RLDRAM3
1
200
167
400
333
1.35 V
1.8 V
2:1
RLDRAM3
1
133
100
1067
800
1.8 V
1.8 V
8:1
RLDRAMII
1
200
167
800
667
1.8 V
1.8 V
4:1
RLDRAMII
1
200
167
400
333
1.8 V
1.8 V
2:1
RLDRAMII
1
1. Simulation data only. Microchip does not provide a soft controller for RLDRAMII, RLDRAM3, or DDR3L.
2. Simulation data only. RLDRAMII is currently not supported with a soft IP controller.
Table 64 • Maximum PHY Rate for FPGA Memory Interfaces IP for GPIO Banks
Fabric –1 (M-
Hz)
Fabric STD
(MHz)
–1 (Mbps)
STD (Mbps)
VDDI
VDDAUX
Gearing Ratio
MemoryStan-
dard
133
100
1067
800
1.5 V
2.5 V
8:1
DDR3
113
113
900
900
1.5 V
2.5 V
8:1
QDRII+
200
200
800
800
1.8 V
2.5 V
4:1
RLDRAMII
1
200
200
400
400
1.8 V
2.5 V
2:1
RLDRAMII
1
1. Simulation data only. RLDRAMII is currently not supported with a soft IP controller.
54
Microsemi Proprietary and Confidential. DS0147 Revision 1.0
AC Switching Characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com