| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 101 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 101 Page - NXP Semiconductors |
|
101 / 114 page ![]() AC Timing Specifications 101 03 Table 55 QMU to Q-5/Q-3 (External Mode) Timing Description SYMBOL PARAMETER MIN TYP MAX UNIT COMMENT Tqec QMU External Cycle Time 10.0 ns QACLKO/QBCLKO derived from QACLKI/QBCLKI Tqep QMU CLKA-CLKB delta between rising edges 4.8 ns Tqes QMU Input Data Setup 0.6 ns Tqeh QMU Input Data Hold 0.8 ns Tqeo QMU Data Output -.85 1.3 ns Determines valid time for data from each clock rising edge Table 56 Signal Groups in QMU to Q-5/Q-3 (External Mode) Timimg Diagrams SIGNAL GROUP INCLUDED SIGNALS Input Clocks (QnCLKI) QACLKI, QBCLKI Output Clocks (QnCLKO) QACLKO, QBCLKO Input Data (DQDATA) QD0-23, QARDY, QDPL, QDPH, QNQRDY, QDQPAR Output Data (NQDATA) QA0-16, QWEX, QD24-31 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |