STM32H7B3AI datasheet(122/238 Pages) STMICROELECTRONICS

122 / 238 page

Speed Symbol

Parameter

conditions

Min(1) Max(1) Unit

Fmax(2)

Maximum frequency

C=50 pF, 1.62 V≤VDD≤2.7 V

MHz

C=30 pF, 1.62 V≤VDD≤2.7 V

C=10 pF, 1.62 V≤VDD≤2.7 V

tr/tf(3)

Output high to low level fall time and output low to

high level rise time

C=50 pF, 1.62 V≤VDD≤2.7 V

6.6

C=30 pF, 1.62 V≤VDD≤2.7 V

4.8

C=10 pF, 1.62 V≤VDD≤2.7 V

Fmax(2)

Maximum frequency

C=50 pF, 1.62 V≤VDD≤2.7 V(4)

MHz

C=30 pF, 1.62 V≤VDD≤2.7 V(4)

C=10 pF, 1.62 V≤VDD≤2.7 V(4)

133

tr/tf(3)

Output high to low level fall time and output low to

high level rise time

C=50 pF, 1.62 V≤VDD≤2.7 V(4)

5.8

C=30 pF, 1.62 V≤VDD≤2.7 V(4)

C=10 pF, 1.62 V≤VDD≤2.7 V(4)

2.4

Fmax(2)

Maximum frequency

C=50 pF, 1.62 V≤VDD≤2.7 V(4)

MHz

C=30 pF, 1.62 V≤VDD≤2.7 V(4)

C=10 pF, 1.62 V≤VDD≤2.7 V(4)

175

tr/tf(3)

Output high to low level fall time and output low to

high level rise time

C=50 pF, 1.62 V≤VDD≤2.7 V(4)

5.3

C=30 pF, 1.62 V≤VDD≤2.7 V(4)

3.6

C=10 pF, 1.62 V≤VDD≤2.7 V(4)

1.9

1. Guaranteed by design.

2. The maximum frequency is defined with the following conditions: (tr+tf) ≤ 2/3 T, skew ≤ 1/20 T, 45%<Duty cycle<55%

3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

4. Compensation system enabled.

Analog switch between ports Pxy_C and Pxy

PA0_C, PA1_C, PC2_C and PC3_C can be connected internally to PA0, PA1, PC2 and PC3, respectively (refer to

SYSCFG_PMCR register in RM0468 reference manual). The switch is controlled by VDDSWITCH voltage level.

It is defined through BOOSTVDDSEL bit of SYSCFG_PMCR. If the switch is closed the switch characteristics are

given in the table below.

Table 70. Pxy_C and Pxy analog switch characteristics

Parameter

Conditions

Min

Typ

Max

Unit

Switch impedance

Switch control boosted

315

Ω

Switch control not boosted

VDDSWITCH > 2.7 V

315

VDDSWITCH > 2.4 V

335

VDDSWITCH > 2.0 V

390

VDDSWITCH > 1.8 V

445

VDDSWITCH > 1.62 V

550

6.3.17

NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RPU (see

Table 65. I/O static characteristics).

Unless otherwise specified, the parameters given in Table 71. NRST pin characteristics are derived from tests

performed under the ambient temperature and VDD supply voltage conditions summarized in Table 22. General

operating conditions.

STM32H7B3xI

Operating conditions

DS13139 - Rev 8

page 122/238

STM32H7B3AI 数据表(PDF) 122 Page - STMicroelectronics

STM32H7B3AI 数据表(HTML) 122 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32H7B3AI 数据表(PDF) 122 Page - STMicroelectronics

STM32H7B3AI 数据表(HTML) 122 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载