CS5535 datasheet(2/555 Pages) NSC

2 / 555 page

www.national.com

Revision 0.8

General Description (Continued)

The hard disk controller is an ATA-5 compatible bus mas-

tering IDE controller; includes support for two ATA-compli-

ant devices on one channel. Two dual-port USBs (universal

serial buses, USB specification v1.1 compliant) provide

four ports with both low and full-speed capabilities for Plug

& Play expansion for a variety of consumer peripheral

devices such as a keyboard, mouse, printer, and digital

camera. A battery-backed RTC (real-time clock) keeps

track of time and provides calendar functions.

A suite of 82xx devices provide the legacy PC functionality

required by most designs, including two PICs (programma-

ble interrupt controllers), one PIT (programmable interval

timer) with three channels, and DMA (direct memory

access) functions. The CS5535 contains eight MFGPTs

(multi-function general purpose timers) that can be used for

a variety of functions. A number of GPIOs (general purpose

input/outputs) are provided, and are assigned to system

functions on power-up (i.e., LPC port); each of these may

be reassigned and given different I/O characteristics such

as debounce, edge-triggering, etc.

State-of-the-art power management features are attained

with the division of the device into two internal power

domains. The GPIOs and multi-function timers are distrib-

uted into each of the two domains to allow these to act as

wakeup sources for the device. In addition to full ACPI

(Advanced Configuration Power Interface) compliance and

support of industry-standard Wakeup and Sleep modes,

the device automatically disables clocks from internal

blocks when they are not being used.

Features

General Features

■ Designed for use with National’s Geode GX2 processor

series

■ 208-Terminal PBGA (plastic ball grid array) package

■ 3.3V I/O and 1.5V (nominal) Core operation

■ Low power operation: less than 1.0W in Working state

■ Working and Standby power domains

■ IEEE 1149.1 compliant TAP and boundary scan

GeodeLink PCI Bridge (South Bridge)

■ Provides a PCI interface for GeodeLink devices:

— PCI specification v2.2 compliant

— 32-Bit, 33/66 MHz operation

— Transaction FIFOs (first in/first out)

— Bus master or slave

— Converts selected PCI configuration bus cycles to

internal MSR (Model Specific Register) cycles

— Capable of handling in-bound transactions immedi-

ately after reset - no setup

— Mapping of PCI virtual configuration space to MSR

space is done completely in VSA™ (Virtual System

Architecture®) code

— Serialized processor control interface

GeodeLink Control Processor

■ SUSP#/SUPA# handshake with power management

logic provides Sleep control of all GeodeLink devices

■ System software debug support using built-in “logic

analyzer” with:

— 8192-bit capture memory

— Capture memory can be organized wide or narrow

— “Analyzer” can be connected to thousands of

possible internal nodes

— Synchronous operation with GX2 GeodeLink Control

Processor

— JTAG interface and system bus interfaces

— For debug use, able to conduct any GeodeLink trans-

action via the JTAG interface

— Manufacturing test support

ATA-5 Controller

■ 66 MB per second IDE Controller in UDMA mode per

the ATA-5 specification

■ 3.3V interface

■ Legacy and Enhanced PIO (Programmable I/O),

MDMA (Multi DMA), and UDMA (Ultra DMA) modes

■ One channel with two devices

■ Multiplexed with Flash interface

Flash Interface

■ Multiplexed with IDE interface

■ Connects to array of industry standard NAND Flash

and/or NOR Flash

■ NOR optional execute-in-place boot source

■ NAND optional file system

■ General purpose ISA bus slave-like devices supported

with configurable chip selects

■ Hardware support for SmartMedia type ECC (Error

Correcting Code) calculation off loading software inten-

sive algorithm

USB Controllers 1 and 2

■ Two independent host USB controllers; doubles the

throughput of a single controller

■ Each controller has two ports; total of four ports

■ USB specification v1.1 compliant, with external crimp

protection diodes

■ OHCI (Open Host Controller Interface) specification v1.0

compliant

■ Supports wakeup events

■ Second generation proven core design

■ Over-current and power control support

■ GeodeLink master burst reads and writes

CS5535 数据表(PDF) 2 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载