CS5535 datasheet(41/555 Pages) NSC

41 / 555 page

Revision 0.8

www.national.com

Signal Definitions (Continued)

2.2.7

Audio Codec 97 InterfaceNote 1

Note 1. Use RESET_OUT# for AC97 reset.

Signal Name

Ball No.

Type

Description

AC_CLK

Audio Bit Clock. The serial bit clock from the codec. The frequency of

the bit clock is 12.288 MHz and is derived from the 24.576 MHz crystal

input to the external audio codec. Not required if audio not used; tie low.

AC_S_OUT

Audio Controller Serial Data Out. This output transmits audio data to

the codec. This data stream contains both control data and the DAC

audio data. The data is sent on the rising edge of the AC_CLK. Connect

to the audio codec’s serial data input pin.

BOS1

Boot Options Select Bit 1. During system reset, this ball is the MSB of

the two-bit boot option (balls L2 and L3), used to determine the location

of the system boot device. It should be pulled low if required by Table 2-5

"Boot Options Selection" on page 29, otherwise, an internal pull up,

asserted during reset, will pull it high. During reset, the ball output driv-

ers are held in TRI-STATE, and the ball is sampled on the rising edge of

RESET_OUT# (i.e., when external reset is de-asserted). After reset, this

signal defaults low (off).

AC_S_IN

Audio Controller Serial Data Input. This input receives serial data from

the audio codec. This data stream contains both control data and ADC

audio data. This input data is sampled on the falling edge of

AC_CLK.Connect to the audio codec’s serial data output pin.

AC_S_SYNC

Audio Controller Sync. This is a 48 kHz sync pulse that signifies the

beginning of a serial transfer on AC_S_OUT, AC_S_IN, and AC_S_IN2.

AC_S_SYNC is synchronous to the rising edge of AC_CLK. Connect to

the audio codec’s SYNC pin.

BOS0

Boot Options Select Bit 0. During system reset, this ball is the LSB of

the two-bit boot option (balls L2 and L3), used to determine the location

of the system boot device. It should be pulled low if required by Table 2-5

"Boot Options Selection" on page 29, otherwise, an internal pull up,

asserted during reset, will pull it high. During reset, the ball drivers are

held in TRI-STATE, and the ball is sampled on the rising edge of

RESET_OUT# (i.e., when external reset is de-asserted). After reset, this

signal defaults low (off).

AC_BEEP

Legacy PC/AT Speaker Beep. Connect to codec’s PC_BEEP.

This function is only available when GPIO1 is programmed to

AUX_OUT_1. See Table 2-8 "GPIO Options" on page 42.

AC_S_IN2

Audio Controller Serial Data Input 2. This input receives serial data

from a second codec. This data stream contains both control data and

ADC audio data. This input data is sampled on the falling edge of

AC_CLK. If the codec’s Ready bit is set in this stream (slot 0, bit 15),

then it is functionally ORed with AC_S_IN.

Connect to a second codec’s serial data output.

This function is only available when GPIO12 is programmed to AUX_IN.

See Table 2-8 "GPIO Options" on page 42.

CS5535 数据表(PDF) 41 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 41 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载