CS5535 datasheet(52/555 Pages) NSC

52 / 555 page

www.national.com

Revision 0.8

Global Concepts and Features (Continued)

3.1.5

Topology

The connection of the GLIU to the seven GLDs of the

CS5535 is illustrated in Figure 3-3. Note the circled number

next to each GLD. This is the port number of the GLD. By

design convention, the GLIU is always port zero. Part of the

physical to device (P2D) descriptor is a port number. When

there is a hit on the descriptor address, the port number

indicates which GLD to route the packet to. If there is no

hit, then the packet is routed to the default port. For the

CS5535, the default is always Port 4, that is, the Diverse

Device (DD).

3.1.6

Address Spaces and MSRs

The GLIU and GLDs support the traditional memory and

I/O spaces. The memory space supports a traditional 32-

bit byte address with associated byte enables. The I/O

space is a 20-bit byte address with byte enables. I/O regis-

ters can be 8, 16, or 32 bits. The GLIU has both memory

and I/O P2Ds for routing.

In addition to the above spaces, there is a Model Specific

ogy. As introduced in the previous section, the GLIU has

eight ports with Port 0 assigned to the GLIU. An MSR

“address” is relative to the device making a request to it

and the topology between the requestor and the MSR.

Thus, for the GX2 processor to address an MSR in the

CS5535, it specifies a series of ports that must be tra-

versed to get there. Once a specific device port is identi-

fied, additional address bits are available to select a

specific MSR within a given device.

MSR space is functionally similar to PCI configuration

space. At boot time system initialization, the Core BIOS

(see Section 3.1 "GeodeLink Architecture Overview" on

page 50) traverses the topology of the system to determine

what is present. By convention, the first MSR at each port

is an ID register that indicates a specific device. Once the

Core BIOS knows what is present, it assigns devices to

specific locations in the appropriate memory or I/O address

space using MSRs. Generally, MSRs are used to configure

and set up GLDs, but are not used for ongoing operations.

The “assignment” MSRs are located in the GLIUs as

“descriptors”. The “assignment descriptor” basically says:

“route a request packet containing address X to port Y”.

Port Y can be the final device or another GLIU. This second

GLIU must have assignments to route address X to port Z.

This process continues until the final device port is speci-

fied.

Figure 3-3. CS5535 GeodeLink Architecture Topology

Port 7

Port 3

USBC2

Req In

Data In

Req Out

Data Out

Diag

GLPCI_SB

ATAC

Req In

Data In

Req Out

Data Out

Diag

Req In

Data In

Req Out

Data Out

Diag

GLCP

Req In

Data In

Req Out

Data Out

Diag

USBC1

Req In

Data In

Req Out

Data Out

Diag

ACC

Req In

Data In

Req Out

Data Out

Diag

GLIU

Port 4

Port 5

Port 6

Port 0

Port 2

Port 1

CS5535 数据表(PDF) 52 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 52 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS5535 数据表(PDF) 52 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 52 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载