CS5535 datasheet(94/555 Pages) NSC

94 / 555 page

www.national.com

Revision 0.8

4.5

UNIVERSAL SERIAL BUS CONTROLLER

The two Universal Serial Bus Controllers (USBC) each

contain a GeodeLink Adapter, PCI Adapter, and USB Core

blocks. The functional descriptions of the blocks are

described in the following sub-sections.

4.5.1

GeodeLink Adapter

The GeodeLink Adapter (GLA) translates GeodeLink trans-

actions to/from Local bus transactions. The GLA interfaces

to a 64-bit GLIU (GeodeLink Interface Unit) and a 32-bit

Local bus. The GLA supports in-bound memory and I/O

requests which are converted by the PCI Adapter (PA) into

PCI memory and I/O requests that target the USBC. It also

supports in-bound MSR transactions to the MSRs. These

are located “between” the GLA and PA. Lastly, there is a

special MSR used to pass PCI configuration requests to

the PA. The GLA supports out-bound memory requests

only. I/O and MSR transactions from the USBC never

occur. USBC PCI master requests are converted by the PA

into Local bus master requests. These requests may con-

sist of a simple 4-byte read or write. Alternatively, a PCI

burst transaction of any length may be converted to an

appropriate series of GLIU transactions by the GLA. Lastly,

the GLA synchronizes GLIU transactions at the GLIU clock

to the slower Local bus transaction at Local bus clock.

4.5.2

PCI Adapter

The PCI Adapter translates PCI signals to a specific Local

bus transaction that is attached to the GLA, while the PCI

signals are connected directly to a compatible PCI device.

It also translates the Local bus transactions to PCI transac-

tions.

4.5.3

USB Core

The USB Core is a PCI-based implementation of the Uni-

versal Serial Bus (USB) v1.1 Specification utilizing the

Open Host Controller Interface (OHCI) standard developed

by Compaq, Microsoft, and National Semiconductor. The

USB Core consists of the following three blocks:

• Host Controller

• USB Interface

• PCI Interface

The USB Core block diagram is shown in Figure 4-8.

Figure 4-8. USB Core Block Diagram

USB Port 1

Port 1

Port 2

Root

Hub

Control

SIE

USB Port 2

Data Buffer

Clock

Generator

Bus

Master

List

Processor

Interrupts

Frame Mgmnt

PCI I/O

PCI Slave

PCI Config

PCI Master

PCI

Host Controller

USB

Interface

Embedded PCI Bus

CS5535 数据表(PDF) 94 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 94 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载