数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LPC2917 数据表(PDF) 36 Page - NXP Semiconductors

部件名 LPC2917
功能描述  ARM9 microcontroller with CAN and LIN
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

LPC2917 数据表(HTML) 36 Page - NXP Semiconductors

Back Button LPC2917 Datasheet HTML 32Page - NXP Semiconductors LPC2917 Datasheet HTML 33Page - NXP Semiconductors LPC2917 Datasheet HTML 34Page - NXP Semiconductors LPC2917 Datasheet HTML 35Page - NXP Semiconductors LPC2917 Datasheet HTML 36Page - NXP Semiconductors LPC2917 Datasheet HTML 37Page - NXP Semiconductors LPC2917 Datasheet HTML 38Page - NXP Semiconductors LPC2917 Datasheet HTML 39Page - NXP Semiconductors LPC2917 Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 68 page
background image
LPC2917_19_1
© NXP B.V. 2007. All rights reserved.
Preliminary data sheet
Rev. 1.01 — 15 November 2007
36 of 68
NXP Semiconductors
LPC2917/19
ARM9 microcontroller with CAN and LIN
The ADC clock is limited to 4.5 MHz maximum frequency and should always be lower
than or equal to the system clock frequency. To meet this constraint or to select the
desired lower sampling frequency the clock generation unit provides a programmable
fractional system-clock divider dedicated to the ADC clock. Conversion rate is determined
by the ADC clock frequency divided by the number of resolution bits plus one. Accessing
ADC registers requires an enabled ADC clock, which is controllable via the clock
generation unit, see Section 8.8.4.
Each ADC has four start inputs. Note that start 0 and start 2 are captured in the system
clock domain while start 1 and start 3 are captured in the ADC domain. The start inputs
are connected at MSCSS level, see Section 8.7.2.1 for details.
8.7.5.3
ADC pin description
The two ADC modules in the MSCSS have the pins described below. The ADCx input
pins are combined with other functions on the port pins of the LPC2917/19. The VREFN
and VREFP pins are common for both ADCs. Table 20 shows the ADC pins.
Fig 9.
ADC block diagram
ADC
control
&
registers
ADC
control
&
registers
VPB
system
bus
update
Conversion data
Config data
IRQ
Start 0
Start 2
Start 1
Start 3
CLK_ADCx_VPB
(MSCSS SubSystem clock)
CLK_ADCx
(ADC clock)
(upto 4.5 MHz)
Analog
inputs
ADC1: 8
ADC2: 8
Sync_out
ADC
IRQ
3.3 V
Analog
to
Digital
convertor
Analog
mux
ADC domain
VPB SubSystem
domain
001aad331 **
Table 20.
Analog to digital converter pins
Symbol
Direction
Description
ADCn IN[7:0]
in
analog input for ADCn, channel 7 to channel 0 (n is 1 or 2)
ADCn_EXT_START
in
ADC external start-trigger input (n is 1 or 2)
VREFN
in
ADC LOW reference level
VREFP
in
ADC HIGH reference level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com