数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST52F510 数据表(PDF) 46 Page - STMicroelectronics

部件名 ST52F510
功能描述  8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST52F510 数据表(HTML) 46 Page - STMicroelectronics

Back Button ST52F510 Datasheet HTML 42Page - STMicroelectronics ST52F510 Datasheet HTML 43Page - STMicroelectronics ST52F510 Datasheet HTML 44Page - STMicroelectronics ST52F510 Datasheet HTML 45Page - STMicroelectronics ST52F510 Datasheet HTML 46Page - STMicroelectronics ST52F510 Datasheet HTML 47Page - STMicroelectronics ST52F510 Datasheet HTML 48Page - STMicroelectronics ST52F510 Datasheet HTML 49Page - STMicroelectronics ST52F510 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 106 page
background image
ST52F510/F513/F514
46/106
6.3 Programmable Low Voltage Detector
The on-chip Programmable Low Voltage Detector
(PLVD) circuit prevents the processor from falling
into an unpredictable status if the power supply
drops below a certain level.
When Vdd drops below the detection level, the
PLVD causes an internal processor Reset that
remains active as long as Vdd remains below the
trigger level.
The PLVD resets the entire device except the
Power-on Detector and the PLVD itself.
The PLVD can be enabled/disabled at reset by
setting the Option Byte 3 (PLVD_CR) bits.
When Vdd increases above the Trigger Level, the
PLVD reset is deactivated and the user program is
started from the beginning.
The detection levels are programmable by means
of the Option Byte 3 (PLVD_CR). There are three
levels for the PLVD falling voltages (2.9V, 3.4V,
3.9V) and for rising voltages (3.1V, 3.65V, 4.2V).
The hysteresis for each level are respectively 200
mV, 250 mV and 300 mV.
The PLVD circuit will only detect a drop if Vdd
voltage stays below the safe threshold for at least
5
µs before activation/deactivation of the PLVD in
order to filter voltage spikes.
Remark: the PLVD function isn’t active when it is
in HALT mode. In that case the device is reset if the
Vdd voltage stays below the threshold of 2 V.
6.4 Power Saving modes
There are two types of Power Saving modes:
WAIT and HALT mode. These conditions may be
entered by using the WAIT or HALT instructions.
6.4.1 Wait Mode. Wait mode places the ICU in a
low power consumption status by stopping the
CPU. All peripherals and the watchdog remain
active. During WAIT mode the Interrupts are
enabled. The ICU remains in Wait mode until an
Interrupt or a RESET occurs, whereupon the
Program Counter jumps to the interrupt service
routine or, if a Reset occurs, to the beginning of the
user program.
6.4.2 Halt Mode. Halt mode is the lowest ICU
power consumption mode, which is entered by
executing the HALT instruction. The internal
oscillator
is turned
off,
causing
all
internal
processing
to
be
terminated,
including
the
operations of the on-chip peripherals. Halt mode
cannot be used when the watchdog is enabled. If
the HALT instruction is executed while the
watchdog system is enabled, it will be skipped
without modifying the normal CPU operations.
The ICU can exit Halt mode upon reception of an
NMI, a Port Interrupt or a Reset. The internal
oscillator (10 MHZ) is started and a delay period of
4.096 clock cycles is initiated, in order to allow the
oscillator to stabilize and to ensure that recovery
has taken place from the Reset state.
If the device has been configured to work with the
internal clock, the user program is started,
otherwise the Option Byte 7 (WAKEUP) is read
and another count is started before running the
user program. The count duration depends on the
contents of the Option Byte 7 (WAKEUP), that
works as prescaler, according to the follwing
formula:
This delay has been introduced in ordet to ensure
that the oscillator has become stable after it is
restarted.
After the start up delay, by exiting with the NMI or
a Port interrupt, the CPU restarts operations by
serving the associated interrupt routine.
Note: if the Port Interrupt is masked, the ICU
doesn’t exit the Halt mode with this interrupt.
Figure 6.3 WAIT Flow Chart
Delay
4096
WAKEUP
1
+
() Tclk
×
×
=
OSCILLATOR
PERIPHERALS CLOCK
CPU CLOCK
INTERRUPTS
ON
ON
OFF
ENAB.
WAIT ISTRUCTION
RESET
INTERRUPT
YES
NO
CPU CLOCK
ON
PROGRAM COUNTER RESET
NO
JUMP TO INT. ROUTINE
CPU CLOCK
ON
NORMAL PROGRAM FLOW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com