数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST52F510 数据表(PDF) 48 Page - STMicroelectronics

部件名 ST52F510
功能描述  8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST52F510 数据表(HTML) 48 Page - STMicroelectronics

Back Button ST52F510 Datasheet HTML 44Page - STMicroelectronics ST52F510 Datasheet HTML 45Page - STMicroelectronics ST52F510 Datasheet HTML 46Page - STMicroelectronics ST52F510 Datasheet HTML 47Page - STMicroelectronics ST52F510 Datasheet HTML 48Page - STMicroelectronics ST52F510 Datasheet HTML 49Page - STMicroelectronics ST52F510 Datasheet HTML 50Page - STMicroelectronics ST52F510 Datasheet HTML 51Page - STMicroelectronics ST52F510 Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 106 page
background image
ST52F510/F513/F514
48/106
6.5 Register Description
The following section describes the Register which
are used to configure the Clock, Reset and PLVD.
6.5.1 Configuration Register.
CPU Clock Prescaler (CPU_CLK)
Configuration Register 46 (02Eh) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-6: Not Used
Bit 5-0: CPUCK5-0 CPU Clock Prescaler bits
The CPU Clock frequency is divided by a
factor described in the following table
6.5.2 Option Bytes.
Clock Mode (OSC_CR)
Option Byte 0 (00h)
Reset Value: 0000 0000 (00h)
Bit 7-2: Not Used
Bit 1-0: CKMOD1-0 Clock Mode
00: Internal Oscillator
01: External Clock or quartz
1x: External RC oscillator
External Clock Parameters (CLK_SET)
Option Byte 1 (01h)
Reset Value: 0000 0000 (00h)
Bit 7-3: Not Used
Bit 2-0: CKPAR2-0 Oscillator Gains
These three bits enable/disable the loop
gains when a external clock or quartz are
used
for
generating
the
clock.
The
following
table
decribes
the
possible
configuration options. Table 6.2 illustrates
the reccomended values for the most
common frequencies used, time to start the
oscillations and the settling time to have a
duty cycle of 40%-60% (at steady state it is
50%).
Warning: If an External Clock is used instead of a
quartz or ceramic resonator, it is reccomended that
no gain be enabled (CKPAR2-0=000) in order lo
lower the current consumption.
70
-
-
CPUCK5 CPUCK4 CPUCK3 CPUCK2 CPUCK1 CPUCK0
CPUCK5-0
CPU Clock
000000
fCPU=fOSC
000001
fCPU=fOSC/2
000010
fCPU=fOSC/4
000100
fCPU=fOSC/8
001000
fCPU=fOSC/16
010000
fCPU=fOSC/32
100000
fCPU=fOSC/64
others
fCPU=fOSC/64
70
--
---
-
CKMOD1 CKMOD0
70
-
-
-
-
-
CKPAR2 CKPAR1 CKPAR0
CKPAR2-0
Enabled Gain Stages
000
No Gains (External Clock Mode)
001
1 gain stage enabled
010
not allowed
011
3 gain stage enabled
100
not allowed
101
6 gain stage enabled
110
not allowed
111
8 gain stage enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com