数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M306V2EEFS 数据表(PDF) 108 Page - Renesas Technology Corp

部件名 M306V2EEFS
功能描述  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M306V2EEFS 数据表(HTML) 108 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 104Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 105Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 106Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 107Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 108Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 109Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 110Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 111Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 112Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 108 of 269
M306V2ME-XXXFP, M306V2EEFP
Function
(During clock synchronous
serial I/O mode)
UART transmit/receive control register 2
Symbol
Address
When reset
UCON
03B016
X00000002
b7b6b5b4b3b2b1b0
Bit name
Bit
symbol
W
R
Function
(During UART mode)
UART0 transmit
interrupt cause select bit
Reserved bit
0 : Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
0 : Transmit buffer empty (Tl = 1)
1 : Transmission completed
(TXEPT = 1)
U0IRS
Must always be set to “0”
0
0
0
0
0
Must always be set to “0”
Must always be set to “0”
UART0 continuous
receive mode select bit
0 : Continuous receive mode
disabled
0 : Continuous receive mode
enable
U0RRM
Invalid
Reserved bits
Must always be set to “0”
Must always be set to “0”
Must always be set to “0”
Nothing is assigned.
In an attempt to write to this bit, write “0.” The value, if read, turns out to be “0.”
Figure 2.11.14 UART2 special mode register
UART2 special mode register
Symbol
Address
When reset
U2SMR
037716
0016
b7
b6
b5
b4
b3
b2
b1
b0
Bit name
Bit
symbol
W
R
Function
(During UART mode)
Function
(During clock synchronous
serial I/O mode)
Reserved bits
ACSE
SSS
0 : Ordinary
1 : Falling edge of RxD2
Transmit start condition
select bit
Auto clear function
select bit of transmit
enable bit
0 : No auto clear function
1 : Auto clear at occurrence of
bus collision
Must always be set to “0”
Must always be set to “0”
Must always be set to “0”
Must always be set to “0”
0
Reserved bit
Must always be set to “0”
0
0
000
Must always be set to “0”
Figure 2.11.13 UART transmit/receive control register 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com