数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 56 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 56 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 52Page - Renesas Technology Corp R8C/2G Datasheet HTML 53Page - Renesas Technology Corp R8C/2G Datasheet HTML 54Page - Renesas Technology Corp R8C/2G Datasheet HTML 55Page - Renesas Technology Corp R8C/2G Datasheet HTML 56Page - Renesas Technology Corp R8C/2G Datasheet HTML 57Page - Renesas Technology Corp R8C/2G Datasheet HTML 58Page - Renesas Technology Corp R8C/2G Datasheet HTML 59Page - Renesas Technology Corp R8C/2G Datasheet HTML 60Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 344 page
background image
R8C/2G Group
6. Voltage Detection Circuit
Rev.1.00
Apr 04, 2008
Page 36 of 318
REJ09B0387-0100
Figure 6.6
VW0C Register
Voltage Monitor 0 Circuit Control Register (1)
Symbol
Address
VW0C
0038h
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
4.
The LVD0ON bit in the OFS register is
set to 1 and hardw are reset
: 1000X010b
Pow er-on reset, voltage monitor 0 reset
or LVD0ON bit in the OFS register is set
to 0, and hardw are reset
: 1100X011b
After Reset(2)
Set the PRC3 bit in the PRCR register to 1 (w rite enabled) before rew riting to the VW0C register.
The value remains unchanged after a softw are reset, w atchdog timer reset, voltage monitor 1 reset, and voltage
monitor 2 reset.
VW0C6
Voltage monitor 0 circuit
mode select bit
When the VW0C0 bit is set to 1 (voltage monitor 0
reset enabled), set to 1.
RW
(b3)
Reserved bit
The VW0C0 bit is enabled w hen the VCA25 bit in the VCA2 register is set to 1 (voltage detection 0 circuit enabled).
Set the VW0C0 bit to 0 (disable), w hen the VCA25 bit is set to 0 (voltage detection 0 circuit disabled).
To set VW0C0 bit to 1 (enable), follow the procedure show n in Table 6.2 Procedure for Setting Bits
Associated w ith Voltage Monitor 0 Reset.
VW0C7
Voltage monitor 0 reset
generation condition select
bit(4)
When the VW0C1 bit is set to 1 (digital filter
disabled mode), set to 1.
RW
VW0F1
RW
Sampling clock select bits
b5 b4
0 0 : fOCO-S divided by 1
0 1 : fOCO-S divided by 2
1 0 : fOCO-S divided by 4
1 1 : fOCO-S divided by 8
VW0F0
RW
When read, the content is undefined.
RO
0 : Digital filter enabled mode
(digital filter circuit enabled)
1 : Digital filter disabled mode
(digital filter circuit disabled)
RW
VW0C2
Reserved bit
VW0C1
Voltage monitor 0 digital filter
disable mode select bit
VW0C0
RW
Voltage monitor 0 reset
enable bit(3)
0 : Disable
1 : Enable
0
b7 b6 b5 b4
The VW0C7 bit is enabled w hen the VW0C1 bit set to 1 (digital filter disabled mode).
b3 b2
Set to 0.
RW
b1 b0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com