| 数据搜索系统,热门电子元器件搜索 |
|
R8C/2G 数据表(PDF) 65 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/2G 数据表(HTML) 65 Page - Renesas Technology Corp |
|
65 / 344 page ![]() R8C/2G Group 6. Voltage Detection Circuit Rev.1.00 Apr 04, 2008 Page 45 of 318 REJ09B0387-0100 Figure 6.13 Example of Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset Operation Vdet2 VCA13 bit Internal reset signal (VW2C6 = 1) VCC 2.2 V(1) 2 cycles of sampling clock of digital filter VW2C2 bit VW2C2 bit When the VW2C1 bit is set to 1 (digital filter disabled), and the VCAC2 bit is set to 0 (one edge), and the VW2C7 bit is set to 0 (when VCC reaches Vdet2 or above) Set to 0 by interrupt request acknowledgement 2 cycles of sampling clock of digital filter Set to 0 by a program Voltage monitor 2 interrupt request (VW2C6 = 0) Voltage monitor 2 interrupt request (VW2C6 = 0) Set to 0 by interrupt request acknowledgement VW2C2 bit Voltage monitor 2 interrupt request (VW2C6 = 0) Internal reset signal (VW2C6 = 1) When the VW2C1 bit is set to 0 (digital filter enabled) and the VCAC2 bit is set to 1 (both edges) VW2C2 bit Set to 0 by interrupt request acknowledgement Set to 0 by a program Voltage monitor 2 interrupt request (VW2C6 = 0) When the VW2C1 bit is set to 0 (digital filter enabled), and the VCAC2 bit is set to 0 (one edge), and the VW2C7 bit is set to 0 (when VCC reaches Vdet2 or above) Internal reset signal (VW2C6 = 1) VW2C2 bit Set to 0 by interrupt request acknowledgement Voltage monitor 2 interrupt request (VW2C6 = 0) When the VW2C1 bit is set to 0 (digital filter enabled), and the VCAC2 bit is set to 0 (one edge), and the VW2C7 bit is set to 1 (when VCC reaches Vdet2 or below) Set to 0 by a program Internal reset signal (VW2C6 = 1) VW2C2 bit Voltage monitor 2 interrupt request (VW2C6 = 0) When the VW2C1 bit is set to 1 (digital filter disabled) and the VCAC2 bit is set to 1 (both edges) Set to 0 by a program Set to 0 by interrupt request acknowledgement Set to 0 by a program Set to 0 by interrupt request acknowledgement Set to 0 by a program When the VW2C1 bit is set to 1 (digital filter disabled), and the VCAC2 bit is set to 0 (one edge), and the VW2C7 bit is set to 1 (when VCC reaches Vdet2 or below) The above applies under the following conditions. • VCA27 bit in VCA2 register = 1 (voltage detection 2 circuit enabled) • VW2C0 bit in VW2C register = 1 (voltage monitor 2 interrupt and voltage monitor 2 reset enabled) NOTE: 1. When voltage monitor 0 reset is not used, set the power supply to VCC ≥ 2.2. VCA13: Bit in VCA1 register VW2C1, VW2C2, VW2C6, VW2C7: Bits in VW2C register VCAC2: Bit in VCAC register 0 1 0 1 0 1 0 1 0 1 0 1 0 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |