R8CSLASH2G datasheet(13/344 Pages) RENESAS

13 / 344 page

A - 6

23.9

Notes on Flash Memory ........................................................................................................................ 310

23.9.1

CPU Rewrite Mode ........................................................................................................................... 310

23.10

Notes on Noise ...................................................................................................................................... 312

23.10.1

Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and

Latch-up ............................................................................................................................................ 312

23.10.2

Countermeasures against Noise Error of Port Control Registers ..................................................... 312

24.

Notes for On-Chip Debugger ...................................................................................................... 313

Appendix 1. Package Dimensions ........................................................................................................ 314

Appendix 2. Connection Examples with On-Chip Debugging Emulator ............................................... 315

Appendix 3. Example of Oscillation Evaluation Circuit ......................................................................... 316

Index ..................................................................................................................................................... 317

R8C/2G 数据表(PDF) 13 Page - Renesas Technology Corp

R8C/2G 数据表(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载