H8SSLASH2218 datasheet(331/750 Pages) RENESAS

331 / 750 page

Section 9 16-Bit Timer Pulse Unit (TPU)

Rev.6.00 Jun. 03, 2008 Page 283 of 698

REJ09B0074-0600

Bit

Bit Name Initial value

R/W

Description

BFA

R/W

Buffer Operation A

Specifies whether TGRA is to operate in the normal way,

or TGRA and TGRC are to be used together for buffer

operation. When TGRC is used as a buffer register,

TGRC input capture/output compare is not generated. In

channels 1 and 2, which have no TGRC, bit 4 is reserved.

It is always read as 0 and cannot be modified.

0: TGRA operates normally

1: TGRA and TGRC used together for buffer operation

MD3

MD2

MD1

MD0

R/W

Modes 3 to 0

These bits are used to set the timer operating mode.

MD3 is a reserved bit. In a write, the write value should

always be 0. See table 9.8, for details.

Table 9.8

MD3 to MD0

Bit 3

Bit2

Bit 1

Bit 0

MD3*

MD2*

MD1

MD0

Description

Normal operation

Reserved

PWM mode 1

PWM mode 2

Phase counting mode 1

Phase counting mode 2

Phase counting mode 3

Phase counting mode 4

—

Legend:

×: Don’t care

Notes: 1. MD3 is reserved bit. In a write, it should be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always

be written to MD2.

H8S/2218 数据表(PDF) 331 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 331 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载