H8SSLASH2218 datasheet(428/750 Pages) RENESAS

428 / 750 page

Section 12 Serial Communication Interface

Rev.6.00 Jun. 03, 2008 Page 380 of 698

REJ09B0074-0600

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit

Bit Name Initial Value R/W

Description

TDRE

R/(W)* Transmit Data Register Empty

Indicates whether TDR contains transmit data.

[Setting conditions]

• When the TE bit in SCR is 0

• When data is transferred from TDR to TSR and data

can be written to TDR

[Clearing conditions]

• When 0 is written to TDRE after reading TDRE = 1

• When the DMAC is activated by a TXI interrupt

request and writes data to TDR

RDRF

R/(W)* Receive Data Register Full

Indicates that the received data is stored in RDR.

[Setting condition]

When serial reception ends normally and receive data is

transferred from RSR to RDR

[Clearing conditions]

• When 0 is written to RDRF after reading RDRF = 1

• When the DMAC is activated by an RXI interrupt and

transferred data from RDR

The RDRF flag is not affected and retains their previous

values when the RE bit in SCR is cleared to 0.

If reception of the next data is completed while the RDRF

flag is still set to 1, an overrun error will occur and the

receive data will be lost.

H8S/2218 数据表(PDF) 428 Page - Renesas Technology Corp