H8SSLASH2218 datasheet(586/750 Pages) RENESAS

586 / 750 page

Section 15 A/D Converter

Rev.6.00 Jun. 03, 2008 Page 538 of 698

REJ09B0074-0600

15.3.1

A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the results of

A/D conversion. The ADDR registers, which store a conversion result for each channel, are

shown in table 15.2.

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read

directly from the CPU, however the lower byte should be read via a temporary register. The

temporary register contents are transferred from the ADDR when the upper byte data is read.

When reading the ADDR, read the upper byte before the lower byte, or read in word unit. The

initial value of the ADDR is H'0000.

Table 15.2

Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel

A/D Data Register to Be Stored the Results of A/D Conversion

AN0

ADDRA

AN1

ADDRB

AN2, AN14

ADDRC

AN3, AN15

ADDRD

15.3.2

A/D Control/Status Register (ADCSR)

ADCSR controls A/D conversion operations.

Bit

Bit Name Initial Value

R/W

Description

ADF

R/(W)* A/D End Flag

A status flag that indicates the end of A/D conversion.

[Setting conditions]

•

When A/D conversion ends in single mode

•

When A/D conversion ends on all channels

specified in scan mode

[Clearing conditions]

• When 0 is written after reading ADF = 1

• When DMAC is activated by an ADI interrupt and

ADDR is read

H8S/2218 数据表(PDF) 586 Page - Renesas Technology Corp

H8S/2218 数据表(HTML) 586 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载