H8SSLASH2225 datasheet(739/1071 Pages) RENESAS

739 / 1071 page

Section 16 I

2C Bus Interface (IIC) (Option)

Rev. 5.00 Aug 08, 2006 page 653 of 982

REJ09B0054-0500

16.3.8

DDC Switch Register (DDCSWR)

DDCSWR controls the I2C bus interface format automatic switching function and internal latch

clear.

Bit

Bit Name

Initial

Value

R/W

Description

7 to 4



All 0

R/(W)* Reserved

The write value should always be 0.

CLR3

CLR2

CLR1

CLR0

2C Bus Interface Clear 3 to 0

When bits CLR3 to CLR0 are set, a clear signal is generated

for the I

2C bus interface internal latch circuit, and the internal

state is initialized. The write data for these bits is not retained.

To perform I

2C clearance, bits CLR3 to CLR0 must be written

to simultaneously using an MOV instruction. Do not use a bit

manipulation instruction such as BCLR.

××: Setting prohibited

0100: Setting prohibited

0101: IIC_0 internal latch cleared

0110: IIC_1 internal Iatch cleared

0111: IIC_0, IIC_1 internal Iatch cleared

×××: Invalid setting

Legend:

×:

Don’t care

Note:

* Only 0 can be written to these bits, to clear the flag.

16.4

Operation

The I2C bus interface has serial and I2C bus formats.

16.4.1

I2C Bus Data Format

The I2C bus formats are addressing formats and an acknowledge bit is inserted. The first frame

following a start condition always consists of 8 bits. The I2C bus format is shown in figure 16.3.

The clocked synchronous serial format is a non-addressing format with no acknowledge bit. This

is shown in figure 16.4. Figure 16.5 shows the I2C bus timing.

H8S/2225 数据表(PDF) 739 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 739 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载