数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 782 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 782 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 778Page - Renesas Technology Corp H8S/2225 Datasheet HTML 779Page - Renesas Technology Corp H8S/2225 Datasheet HTML 780Page - Renesas Technology Corp H8S/2225 Datasheet HTML 781Page - Renesas Technology Corp H8S/2225 Datasheet HTML 782Page - Renesas Technology Corp H8S/2225 Datasheet HTML 783Page - Renesas Technology Corp H8S/2225 Datasheet HTML 784Page - Renesas Technology Corp H8S/2225 Datasheet HTML 785Page - Renesas Technology Corp H8S/2225 Datasheet HTML 786Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 782 / 1071 page
background image
Section 17 A/D Converter
Rev. 5.00 Aug 08, 2006 page 696 of 982
REJ09B0054-0500
17.4
Interface to Bus Master
ADDRA to ADDRD are 16-bit registers. As the data bus to the bus master is 8 bits wide, the bus
master accesses to the upper byte of the registers directly while to the lower byte of the registers
via the temporary register (TEMP).
Data in ADDR is read in the following way: When the upper-byte data is read, the upper-byte data
will be transferred to the CPU and the lower-byte data will be transferred to TEMP. Then, when
the lower-byte data is read, the lower-byte data will be transferred to the CPU.
When data in ADDR is read, the data should be read from the upper byte and lower byte in the
order. When only the upper-byte data is read, the data is guaranteed. However, when only the
lower-byte data is read, the data is not guaranteed.
Figure 17.2 shows data flow when accessing to ADDR.
TEMP
(H'40)
ADDRnL
(H'40)
ADDRnH
(H'AA)
TEMP
(H'40)
ADDRnL
(H'40)
ADDRnH
(H'AA)
Read the upper byte
Read the lower byte
(n = A to D)
(n = A to D)
Module data bus
Module data bus
Bus interface
Bus interface
Bus master
(H'40)
Bus master
(H'AA)
Figure 17.2 Access to ADDR (When Reading H'AA40)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com