| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2225 数据表(PDF) 782 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2225 数据表(HTML) 782 Page - Renesas Technology Corp |
|
782 / 1071 page ![]() Section 17 A/D Converter Rev. 5.00 Aug 08, 2006 page 696 of 982 REJ09B0054-0500 17.4 Interface to Bus Master ADDRA to ADDRD are 16-bit registers. As the data bus to the bus master is 8 bits wide, the bus master accesses to the upper byte of the registers directly while to the lower byte of the registers via the temporary register (TEMP). Data in ADDR is read in the following way: When the upper-byte data is read, the upper-byte data will be transferred to the CPU and the lower-byte data will be transferred to TEMP. Then, when the lower-byte data is read, the lower-byte data will be transferred to the CPU. When data in ADDR is read, the data should be read from the upper byte and lower byte in the order. When only the upper-byte data is read, the data is guaranteed. However, when only the lower-byte data is read, the data is not guaranteed. Figure 17.2 shows data flow when accessing to ADDR. TEMP (H'40) ADDRnL (H'40) ADDRnH (H'AA) TEMP (H'40) ADDRnL (H'40) ADDRnH (H'AA) Read the upper byte Read the lower byte (n = A to D) (n = A to D) Module data bus Module data bus Bus interface Bus interface Bus master (H'40) Bus master (H'AA) Figure 17.2 Access to ADDR (When Reading H'AA40) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |