| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2225 数据表(PDF) 851 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2225 数据表(HTML) 851 Page - Renesas Technology Corp |
|
851 / 1071 page ![]() Section 23 Clock Pulse Generator Rev. 5.00 Aug 08, 2006 page 765 of 982 REJ09B0054-0500 Section 23 Clock Pulse Generator This LSI has an on-chip clock pulse generator that generates the system clock ( φ), the bus master clock, and internal clocks. The clock pulse generator consists of an oscillator, duty adjustment circuit, clock selection circuit, medium-speed clock divider, bus master clock selection circuit, subclock oscillator, and wave formation circuit. A block diagram of the clock pulse generator is shown in figure 23.1. Legend: LPWRCR: SCKCR: Low-power control register System clock control register EXTAL XTAL Duty adjustment circuit Medium- speed clock divider System clock oscillator Clock selection circuit φSUB WDT_1 count clock Internal clock to peripheral modules System clock φ pin Bus master clock to CPU and DTC and DMAC* φ/2 to φ/32 φ SCK2 to SCK0 SCKCR RFCUT OSC1 OSC2 Waveform Generation Circuit Subclock oscillator LPWRCR Bus master clock selection circuit Note: * Supported only by the H8S/2239 Group. Figure 23.1 Block Diagram of Clock Pulse Generator Frequency changes are performed by software by settings in the low-power control register (LPWRCR) and system clock control register (SCKCR). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |