数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 943 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 943 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 939Page - Renesas Technology Corp H8S/2225 Datasheet HTML 940Page - Renesas Technology Corp H8S/2225 Datasheet HTML 941Page - Renesas Technology Corp H8S/2225 Datasheet HTML 942Page - Renesas Technology Corp H8S/2225 Datasheet HTML 943Page - Renesas Technology Corp H8S/2225 Datasheet HTML 944Page - Renesas Technology Corp H8S/2225 Datasheet HTML 945Page - Renesas Technology Corp H8S/2225 Datasheet HTML 946Page - Renesas Technology Corp H8S/2225 Datasheet HTML 947Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 943 / 1071 page
background image
Section 27 Electrical Characteristics
Rev. 5.00 Aug 08, 2006 page 857 of 982
REJ09B0054-0500
(4) Timing of On-Chip Peripheral Modules
Table 27.8 lists the timing of on-chip peripheral modules.
Table 27.8 Timing of On-Chip Peripheral Modules
Condition A: VCC = 4.0 V to 5.5 V, AVCC = 4.0 V to 5.5 V, Vref = 4.0 V to AVCC,
VSS = AVSS = 0 V, φ = 32.768 kHz, 10 to 13.5 MHz, Ta = –20°C to +75°C (regular
specifications), Ta = –40°C to +85°C (wide-range specifications)
Condition A
Item
Symbol
Min
Max
Unit
Test Conditions
Output data delay time
tPWD
100
ns
Input data setup time
tPRS
50
I/O ports
Input data hold time
tPRH
50
Figure 27.24
TPU
Timer output delay time
tTOCD
100
ns
Timer input setup time
tTICS
40
Figure 27.25
Timer clock input setup time
tTCKS
40
ns
Figure 27.26
Single edge
tTCKWH
1.5
tcyc
Timer clock
pulse width
Both edges
tTCKWL
2.5
TMR
Timer output delay time
tTMOD
100
ns
Figure 27.27
Timer reset input setup time
tTMRS
50
ns
Figure 27.29
Timer clock input setup time
tTMCS
50
ns
Figure 27.28
Single edge
tTMCWH
1.5
Timer clock
pulse width
Both edges
tTMCWL
2.5
tcyc
WDT1
BUZZ output delay time
tBUZD
100
ns
Figure 27.30
SCI
Asynchronous
tScyc
4
tcyc
Input clock
cycle
Synchronous
6
Input clock pulse width
tSCKW
0.4
0.6
tScyc
Input clock rise time
tSCKr
1.5
tcyc
Input clock fall time
tSCKf
1.5
Figure 27.31
Transmit data delay time
tTXD
100
ns
Receive data setup time
(synchronous)
tRXS
75
ns
Receive data hold time
(synchronous)
tRXH
75
ns
Figure 27.32
A/D
converter
Trigger input setup time
tTRGS
40
ns
Figure 27.33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com