 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H8S/2225 数据表(PDF) 1029 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2225 数据表(HTML) 1029 Page - Renesas Technology Corp |
|
|
1029 / 1071 page  Section 27 Electrical Characteristics Rev. 5.00 Aug 08, 2006 page 943 of 982 REJ09B0054-0500 Condition A Condition B Condition C Item Symbol Min Max Min Max Min Max Unit Test Conditions TMR Timer output delay time tTMOD 100 100 150 ns Figure 27.27 Timer reset input setup time tTMRS 50 50 80 ns Figure 27.29 Timer clock input setup time tTMCS 50 50 80 ns Figure 27.28 Timer clock Single edge tTMCWH 1.5 1.5 1.5 tcyc pulse width Both edges tTMCWL 2.5 2.5 2.5 WDT_1 BUZZ output delay time tBUZD 100 100 150 ns Figure 27.30 SCI* Asynchro- nous tScyc 4 4 4 tcyc Figure 27.31 Input clock cycle Synchro- nous 6 6 6 Input clock pulse width tSCKW 0.4 0.6 0.4 0.6 0.4 0.6 tScyc Input clock rise time tSCKr 1.5 1.5 1.5 tcyc Input clock fall time tSCKf 1.5 1.5 1.5 Transmit data delay time tTXD 100 100 150 ns Figure 27.32 Receive data setup time (synchronous) tRXS 100 75 150 ns Receive data hold time (synchronous) tRXH 100 75 150 ns A/D converter Trigger input setup time tTRGS 50 40 60 ns Figure 27.33 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
