数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 131 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 131 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 127Page - Renesas Technology Corp H8S/2225 Datasheet HTML 128Page - Renesas Technology Corp H8S/2225 Datasheet HTML 129Page - Renesas Technology Corp H8S/2225 Datasheet HTML 130Page - Renesas Technology Corp H8S/2225 Datasheet HTML 131Page - Renesas Technology Corp H8S/2225 Datasheet HTML 132Page - Renesas Technology Corp H8S/2225 Datasheet HTML 133Page - Renesas Technology Corp H8S/2225 Datasheet HTML 134Page - Renesas Technology Corp H8S/2225 Datasheet HTML 135Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 1071 page
background image
Section 1 Overview
Rev. 5.00 Aug 08, 2006 page 45 of 982
REJ09B0054-0500
Pin No.
Type
Symbol
TFP-100B
TFP-100BV
FP-100B
FP-100BV
FP-100A
FP-100AV
I/O
Function
Clock
OSC2
57
60
Input
Connects to a 32.768 kHz crystal
resonator. See section 23, Clock Pulse
Generator, for typical connection diagrams
for a crystal resonator.
φ
68
71
Output
Supplies the system clock to external
devices.
Operating
mode
control
MD2
MD1
MD0
67
56
55
70
59
58
Input
Sets the operating mode. Inputs at these
pins should not be changed during
operation. Except for mode changing, be
sure to fix the levels of the mode pins
(MD2 to MD0) by pulling them down or
pulling them up until the power turns off.
System
control
RES*
59
62
Input
Reset input pin. When this pin is low, the
chip enters the power-on reset state.
MRES
86
89
Input
When this pin is low, the chip enters the
manual reset state.
STBY*
61
64
Input
When this pin is low, a transition is made
to hardware standby mode.
BREQ
75
78
Input
Used by an external bus master to request
the bus mastership to this LSI.
BACK
74
77
Output
Indicates that the bus mastership has
been granted to an external bus master.
FWE
66
69
Input
Enables/disables programming the flash
memory.
Interrupts
NMI*
60
63
Input
Nonmaskable interrupt pin. If this pin is not
used, it should be fixed high.
IRQ7
IRQ6
IRQ5
IRQ4
IRQ3
IRQ2
IRQ1
IRQ0
92
91
81
78
72
75
40
38
95
94
84
81
75
78
43
41
Input
These pins request a maskable interrupt.
Address
bus
A23 to
A0
37 to 15,
13
40 to 18,
16
Output
Outputs Address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com