数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2225 数据表(PDF) 191 Page - Renesas Technology Corp

部件名 H8S/2225
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2225 数据表(HTML) 191 Page - Renesas Technology Corp

Back Button H8S/2225 Datasheet HTML 187Page - Renesas Technology Corp H8S/2225 Datasheet HTML 188Page - Renesas Technology Corp H8S/2225 Datasheet HTML 189Page - Renesas Technology Corp H8S/2225 Datasheet HTML 190Page - Renesas Technology Corp H8S/2225 Datasheet HTML 191Page - Renesas Technology Corp H8S/2225 Datasheet HTML 192Page - Renesas Technology Corp H8S/2225 Datasheet HTML 193Page - Renesas Technology Corp H8S/2225 Datasheet HTML 194Page - Renesas Technology Corp H8S/2225 Datasheet HTML 195Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 1071 page
background image
Section 3 MCU Operating Modes
Rev. 5.00 Aug 08, 2006 page 105 of 982
REJ09B0054-0500
3.2.2
System Control Register (SYSCR)
SYSCR is used to select the interrupt control mode and the detected edge for NMI, select the
MRES input pin enable or disable, and enables or disables on-chip RAM.
Bit
Bit Name
Initial Value R/W
Description
7—
0
R/W
Reserved
The write value should always be 0.
6—
0
—
Reserved
These bits are always read as 0 and cannot be
modified.
5
4
INTM1
INTM0
0
0
R/W
R/W
These bits select the control mode of the interrupt
controller. For details of the interrupt control modes,
see section 5.5.1, Interrupt Control Modes and
Interrupt Operation.
00: Interrupt control mode 0 (Interrupt is controlled by
I bit)
01: Setting prohibited
10: Interrupt control mode 2 (Interrupt is controlled by
I2 to I0 bits and IPR)
11: Setting prohibited
3
NMIEG
0
R/W
NMI Edge Select
Selects the valid edge of the NMI interrupt input.
0: An interrupt is requested at the falling edge of NMI
input
1: An interrupt is requested at the rising edge of NMI
input
2
MRESE
0
R/W
Manual Reset Select
Enables or disables the
MRES pin input.
0: The
MRES pin input (manual reset) is disabled
1: The
MRES pin input (manual reset) is enabled
The
MRES input pin can be used
1—
0
—
Reserved
These bits are always read as 0 and cannot be
modified.
0
RAME
1
R/W
RAM Enable
Enables or disables the on-chip RAM. The RAME bit
is initialized when the reset status is released.
0: On-chip RAM is disabled
1: On-chip RAM is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com