| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2225 数据表(PDF) 220 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2225 数据表(HTML) 220 Page - Renesas Technology Corp |
|
220 / 1071 page ![]() Section 5 Interrupt Controller Rev. 5.00 Aug 08, 2006 page 134 of 982 REJ09B0054-0500 5.3.4 IRQ Status Register (ISR) ISR indicates the status of IRQn (n = 7 to 0) interrupt requests. Bit Bit Name Initial Value R/W Description 7 6 5 4 3 2 1 0 IRQ7F IRQ6F IRQ5F IRQ4F IRQ3F IRQ2F IRQ1F IRQ0F 0 0 0 0 0 0 0 0 R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* IRQ7 to IRQ0 Flags Indicates the status of IRQ7 to IRQ0 interrupt requests. [Setting condition] When the interrupt source selected by the ISCRH, or ISCRL occurs [Clearing conditions] • Cleared by reading IRQnF flag when IRQnF = 1, then writing 0 to IRQnF flag • When interrupt exception handling is executed when low-level detection is set and IRQn input is high level • When IRQn interrupt exception handling is executed when falling, rising, or both-edge detection is set • When the DTC is activated by an IRQn interrupt, and the DISEL bit in MRB of the DTC is cleared to 0 Note: * Only 0 can be written to this bit to clear the flag. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |