H8SSLASH2225 datasheet(280/1071 Pages) RENESAS

280 / 1071 page

Section 7 Bus Controller

Rev. 5.00 Aug 08, 2006 page 194 of 982

REJ09B0054-0500

7.7.2

Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion using the

WAIT

pin can be used in the initial cycle (full access) of the burst ROM interface. See section 7.6.4, Wait

Control.

Wait states cannot be inserted in a burst cycle.

7.8

Idle Cycle

When this LSI accesses external space, it can insert a 1-state idle cycle (TI) between bus cycles in

the following two cases: (1) when read accesses between different areas occur consecutively, and

(2) when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is

possible, for example, to avoid data collisions between ROM, with a long output floating time, and

high-speed memory, I/O interfaces, and so on.

(1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to 1, an

idle cycle is inserted at the start of the second read cycle.

Figure 7.21 shows an example of the operation in this case. In this example, bus cycle A is a

read cycle from ROM with a long output floating time, and bus cycle B is a read cycle from

SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a

collision occurs in cycle B between the read data from ROM and that from SRAM. In (b), an

idle cycle is inserted, and a data collision is prevented.

Address bus

Bus cycle A

Data bus

Bus cycle B

Long output floating time

Data collision

(a) Idle cycle not inserted

(ICIS1 = 0)

Address bus

Bus cycle A

Data bus

Bus cycle B

(b) Idle cycle inserted

(Initial value ICIS1 = 1)

CS (area A)

CS (area B)

CS (area A)

CS (area B)

Figure 7.21 Example of Idle Cycle Operation (1)

H8S/2225 数据表(PDF) 280 Page - Renesas Technology Corp

H8S/2225 数据表(HTML) 280 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载