| 数据搜索系统,热门电子元器件搜索 |
|
AT89C5122D-RDRUM 数据表(PDF) 139 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C5122D-RDRUM 数据表(HTML) 139 Page - ATMEL Corporation |
|
139 / 208 page ![]() 139 AT83R5122, AT8xC5122/23 4202F–SCR–07/2008 Figure 85. Data Transmission Format (CPHA = 0) Figure 86. Data Transmission Format (CPHA = 1) As shown in Figure 85, the first SCK edge is the MSB capture strobe. Therefore the Slave must begin driving its data before the first SCK edge, and a falling edge on the SS pin is used to start the transmission. The SS pin must be toggled high and then low between each byte transmitted (Figure 87). Figure 87. CPHA/SS Timing Figure 86 shows an SPI transmission in which CPHA is “1”. In this case, the Master begins driving its MOSI pin on the first SCK edge. Therefore, the Slave uses the first SCK edge as a start transmission signal. The SS pin can remain low between transmis- MSB bit6 bit5 bit4 bit3 bit2 bit1 LSB bit6 bit5 bit4 bit3 bit2 bit1 MSB LSB 13 24 5 6 7 8 Capture Point SS (to Slave) MISO (from Slave) MOSI (from Master) SCK (CPOL = 1) SCK (CPOL = 0) SPEN (internal) SCK Cycle Number MSB bit6 bit5 bit4 bit3 bit2 bit1 LSB bit6 bit5 bit4 bit3 bit2 bit1 MSB LSB 13 24 5 6 7 8 Capture point SS (to Slave) MISO (from Slave) MOSI (from Master) SCK (CPOL = 1) SCK (CPOL = 0) SPEN (internal) SCK Cycle Number Byte 1 Byte 2 Byte 3 MISO/MOSI Master SS Slave SS (CPHA = 1) Slave SS (CPHA = 0) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |