| 数据搜索系统,热门电子元器件搜索 |
|
H5GQ1H24AFR-R0C 数据表(PDF) 125 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ1H24AFR-R0C 数据表(HTML) 125 Page - Hynix Semiconductor |
|
125 / 173 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.0 /Nov. 2009 125 H5GQ1H24AFR Figure 78. Voltage Waveform Table 40 AC Operating Conditions POD15 Parameter Symbol Min Typ Max Unit Note AC Input Logic HIGH Voltage for address and command VIHA (AC) VREFC + 0.20 V AC Input Logic LOW Voltage for address and command VILA (AC) VREFC ‐ 0.20 V AC Input Logic HIGH Voltage for DQ and DBI# pins with VREFD VIHD (AC) VREFD + 0.15 V AC Input Logic LOW Voltage for DQ and DBI# pins with VREFD VILD (AC) VREFD ‐ 0.15 V AC Input Logic HIGH Voltage for DQ and DBI# pins with VREFD2 VIHD2 (AC) VREFD2 + 0.40 V AC Input Logic LOW Voltage for DQ and DBI# pins with VREFD2 VILD2 (AC) VREFD2 ‐ 0.40 V VIL (AC) VIL (DC) VREF ‐ AC Noise VREF ‐ DC Noise VREF + DC Noise VREF + AC Noise VIH (DC) VIH (AC) VOH VIN (AC) ‐ Provides margin between VOL (MAX) and VIL (AC) VDDQ VOL (MAX) System Noise Margin (Power/Ground, Crosstalk, Signal Integrity Attenuation) Note: VREF, VIH, VIL refer to whichever VREFxx (VREFD, VREFD2, or VREFC) is being used. Output Input |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |