910GL datasheet(129/426 Pages) INTEL

129 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

Datasheet

129

8.1.3

PCICMD1—PCI Command (D1:F0)

PCI Device:

Address Offset:

04h

Default Value:

0000h

Access:

RO, R/W

Size:

16 bits

Bit

Access &

Default

Description

15:11

Reserved

R/W

INTA Assertion Disable:

0 = This device is permitted to generate INTA interrupt messages.

1 = This device is prevented from generating interrupt messages.

Any INTA emulation interrupts already asserted must be de-asserted when this

bit is set.

Only affects interrupts generated by the device (PCI INTA from a PME or Hot

Plug event) controlled by this command register. It does not affect upstream

MSIs, upstream PCI INTA-INTD asserts and de-assert messages.

Fast Back-to-Back Enable (FB2B): Not Applicable or Implemented. Hardwired

to 0.

R/W

SERR Message Enable (SERRE1): This bit is an enable bit for Device 1 SERR

messaging. The (G)MCH communicates the SERR# condition by sending a

SERR message to the Intel

® ICH6. This bit, when set, enables reporting of non-

fatal and fatal errors to the Root Complex. Note that errors are reported if

enabled either through this bit or through the PCI Express* specific bits in the

Device Control Register

0 = The SERR message is generated by the (G)MCH for Device 1 only under

conditions enabled individually through the Device Control Register.

1 = The (G)MCH is enabled to generate SERR messages which will be sent to

the ICH6 for specific Device 1 error conditions that are individually enabled in

the BCTRL1 register and for all non-fatal and fatal errors generated on the

primary side of the virtual PCI to PCI Express bridge (not those received by

the secondary side). The error status is reported in the PCISTS1 register.

Reserved

R/WO

Parity Error Enable (PERRE): This bit controls whether or not the Master Data

Parity Error bit in the PCI Status register can bet set.

0 = Master Data Parity Error bit in PCI Status register cannot be set.

1 = Master Data Parity Error bit in PCI Status register can be set.

VGA Palette Snoop: Hardwired to 0.

Memory Write and Invalidate Enable (MWIE): Hardwired to 0.

Special Cycle Enable (SCE): Hardwired to 0.

910GL 数据表(PDF) 129 Page - Intel Corporation

910GL 数据表(HTML) 129 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载