| 数据搜索系统,热门电子元器件搜索 |
|
ADSP-BF504 数据表(PDF) 37 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-BF504 数据表(HTML) 37 Page - Analog Devices |
|
37 / 80 page ![]() Preliminary Technical Data Rev. PrC | Page 37 of 80 | January 2010 ADSP-BF504/F,ADSP-BF506F Table 27. RSI Controller Timing (High Speed Mode) Parameter Min Max Unit Timing Requirements tISU Input Setup Time 5.6 ns tIH Input Hold Time 2 ns Switching Characteristics fPP 1 Clock Frequency Data Transfer Mode 0 50 MHz tWL Clock Low Time 9.5 ns tWH Clock High Time 9.5 ns tTLH Clock Rise Time 3ns tTHL Clock Fall Time 3ns tODLY Output Delay Time During Data Transfer Mode TBD ns tOH Output Hold Time 2.5 ns 1 t PP = 1/fPP Figure 17. RSI Controller Timing (High-Speed Mode) SD_CLK INPUT OUTPUT tISU NOTES: 1 INPUT INCLUDES SD_Dx AND SD_CMD SIGNALS. 2 OUTPUT INCLUDES SD_Dx AND SD_CMD SIGNALS. tTHL tTLH tWL tWH tPP tIH tODLY tOH VOH (MIN) VOL (MAX) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |