ADSP-BF504 datasheet(45/80 Pages) AD

45 / 80 page

Preliminary Technical Data

Rev. PrC

Page 45 of 80

January 2010

ADSP-BF504/F,ADSP-BF506F

Timer Clock Timing

Table 36 and Figure 25 describe timer clock timing.

Up/Down Counter/Rotary Encoder Timing

Table 36. Timer Clock Timing

Parameter

DDEXT = 1.8 V

DDEXT = 2.5/3.3 V

Min

Max

Min

Max

Unit

Switching Characteristic

tTODP

Timer Output Update Delay After PPI_CLK High

12.0

Figure 25. Timer Clock Timing

Table 37. Up/Down Counter/Rotary Encoder Timing

Parameter

DDEXT = 1.8 V

DDEXT = 2.5/3.3 V

Min

Max

Min

Max

Unit

Timing Requirements

tWCOUNT

Up/Down Counter/Rotary Encoder Input Pulse Width

tSCLK + 1

tCIS

Counter Input Setup Time Before CLKOUT High

1 Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize counter inputs.

5.5

4.0

tCIH

Counter Input Hold Time After CLKOUT High

4.0

Figure 26. Up/Down Counter/Rotary Encoder Timing

PPI_CLK

TMRx OUTPUT

tTODP

CLKOUT

CUD/CDG/CZM

tCIS

tCIH

tWCOUNT

ADSP-BF504 数据表(PDF) 45 Page - Analog Devices

ADSP-BF504 数据表(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载