数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADSP-BF504 数据表(PDF) 22 Page - Analog Devices

部件名 ADSP-BF504
功能描述  Blackfin Embedded Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADSP-BF504 数据表(HTML) 22 Page - Analog Devices

Back Button ADSP-BF504 Datasheet HTML 18Page - Analog Devices ADSP-BF504 Datasheet HTML 19Page - Analog Devices ADSP-BF504 Datasheet HTML 20Page - Analog Devices ADSP-BF504 Datasheet HTML 21Page - Analog Devices ADSP-BF504 Datasheet HTML 22Page - Analog Devices ADSP-BF504 Datasheet HTML 23Page - Analog Devices ADSP-BF504 Datasheet HTML 24Page - Analog Devices ADSP-BF504 Datasheet HTML 25Page - Analog Devices ADSP-BF504 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 80 page
background image
Rev. PrC
|
Page 22 of 80
|
January 2010
ADSP-BF504/F,ADSP-BF506F
Preliminary Technical Data
PG14/UA0_RTS/SD_D6/TMR0/PPI_FS1/CUD1
I/O GPIO/ UART0 RTS/ SD Data 6 /Timer0 / PPI FS1 / Count Up Dir 1
TBD
PG15/UA0_CTS/SD_D7/TMR1/PPI_FS2/CDG1
I/O GPIO/ UART0 CTS / SD Data 7 /Timer1 /PPI FS2 /Count Down Dir 1
TBD
Port H: GPIO and Multiplexed Peripherals
PH0/ACM_A2/DT1PRI/SPI0_SEL3/WAKEUP
I/O GPIO /ADC CM A2/SPORT1 TX Pri Data/SPI0 Slave Select 3 /Wake-up Input
TBD
PH1/ACM_A1/TFS1/SPI1_SEL3/TACLK3
I/O GPIO/ADC CM A1/SPORT1 TX Frame Sync/SPI1 Slave Select 3/Alt Timer CLK 3
TBD
PH2/ACM_A0/TSCLK1/SPI1_SEL2/TACI7
I/O GPIO/ ADC CM A0/ SPORT1 TX Serial CLK /SPI1 Slave Select 2/ Alt Capture In 7
TBD
TWI (Two-Wire Interface) Port
SCL
I/O
5V
TWI Serial Clock (This signal is an open-drain output and requires a pull-up
resistor. Consult version 2.1 of the I2C specification for the proper resistor
value.)
TBD
SDA
I/O
5V
TWI Serial Data (This signal is an open-drain output and requires a pull-up
resistor. Consult version 2.1 of the I
2C specification for the proper resistor
value.)
TBD
JTAG Port
TCK
I
JTAG CLK
TDO
O
JTAG Serial Data Out
C
TDI
I
JTAG Serial Data In
TMS
I
JTAG Mode Select
TRST
I
JTAG Reset
(This signal should be pulled low if the JTAG port is not used.)
EMU
O
Emulation Output
C
Clock
CLKIN
I
CLK/Crystal In
XTAL
O
Crystal Output
EXTCLK
O
Clock Output
B
Mode Controls
RESET
IReset
NMI
I
Nonmaskable Interrupt
(This signal should be pulled high when not used.)
BMODE2–0
I
Boot Mode Strap 2-0
ADSP-BF50x Voltage Regulation I/F
EXT_WAKE
O
Wake up Indication
C
PG
I
Power Good
Power Supplies
ALL SUPPLIES MUST BE POWERED
See Processor — Operating Conditions on Page 25.
VDDEXT
PI/ O Power Supply
VDDINT
P
Internal Power Supply
VDDFLASH
P
Flash Memory Power Supply
GND
G
Ground for All Supplies
Table 11. Processor — Signal Descriptions (Continued)
Signal Name
Type Function
Driver
Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com