| 数据搜索系统,热门电子元器件搜索 |
|
TNETX3100 数据表(PDF) 37 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3100 数据表(HTML) 37 Page - Texas Instruments |
|
37 / 80 page ![]() TNETX3100 ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH SPWS031D – JUNE 1997 – REVISED OCTOBER 1997 37 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DRAM flag register at 0x00D8 BIT 7 6 5 4 3 2 1 0 DRAMACT Reserved DRAMFLAG BIT NAME FUNCTION 7 DRAMACT DRAM activity. DRAMACT contains the status of a DRAM test access read or write. When this activity bit is high, the DRAM access is being performed. When this bit is low, the DRAM access is completed. After a DRAM test-access buffer is read, the user detects a falling edge on DRAMACT before proceeding to use the accessed data. 6–4 Reserved Reserved 3–0 DRAMFLAG DRAM flag. DRAMFLAG holds a value that maps to the flag field of a DRAM buffer when accessed in DRAM test access mode. DRAM address register at 0x00D9–0x00DB BIT 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R/W DRAMADDRESS BIT NAME FUNCTION 23 R/W DRAM test access read/write. R/W determines whether the contents of channel 0’s FIFO, DRAMDATA, and DRAMFLAG are read from DRAM or written to DRAM. When high, the write operation is performed. When low, a read operation is performed. 22–0 DRAMADDRESS DRAM starting-word address. DRAMADDRESS is a 23-bit DRAM address marking the starting word location for a DRAM test-access buffer operation. The DRAM address space (as used in this register) is not flat. It is partitioned in the following manner: BIT 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved DX02 RAS DX02 CAS DX01 RAS DX01 CAS DX00 RAS DX00 CAS RAS CAS BIT NAME FUNCTION 22 Reserved Reserved 21 DX02 Extended address bit 2 (RAS) 20 DX02 Extended address bit 2 (CAS) 19 DX01 Extended address bit 1 (RAS) 18 DX01 Extended address bit 1 (CAS) 17 DX00 Extended address bit 0 (RAS) 16 DX00 Extended address bit 0 (CAS) 15–8 RAS Row address for DRAM (most-significant bit = bit 15) 7–0 CAS Column address for DRAM (most-significant bit = bit 7) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |