TNETX3100 datasheet(7/80 Pages) TI1

7 / 80 page

TNETX3100

ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS031D – JUNE 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions (Continued)

10-/100-Mbit/s MAC interface (ports 00–01)

TERMINAL

I/O

DESCRIPTION

NAME

NO.

I/O

DESCRIPTION

M00COL

162

Collision sense High

network collision and low

no network collision

M01COL

184

Collision sense. High = network collision and low = no network collision.

M00CRS

164

Carrier sense High

frame carrier signal is received and low

no frame carrier signal is received

M01CRS

185

Carrier sense. High = frame carrier signal is received and low = no frame carrier signal is received.

M00DUPLEX

173

I/O

Duplex selector. MXXDUPLEX switches the interface between full- and half-duplex operation

(low

half duplex high

full duplex) The M00DUPLEX and M01DUPLEX inputs have active

M01DUPLEX

194

I/O

(low = half duplex, high = full duplex). The M00DUPLEX and M01DUPLEX inputs have active

pulldown circuits used to force the inputs low when FORCEHD bit is set.

M00LINK

176

Link selector MXXLINK indicates the condition of the port connection ( low

no link high

link)

M01LINK

197

Link selector. MXXLINK indicates the condition of the port connection ( low = no link, high = link).

M00RCLK

166

Receive clock MXXRCLK source is from the external PHY

M01RCLK

187

Receive clock. MXXRCLK source is from the external PHY.

M00RXDV

171

Receive data valid MXXRXDV indicates data on MXXRXD3 MXXRXD0 is valid

M01RXDV

192

Receive data valid. MXXRXDV indicates data on MXXRXD3–MXXRXD0 is valid.

M00RXER

172

Receive error MXXRXER indicates reception of a coding error on received data

M01RXER

193

Receive error. MXXRXER indicates reception of a coding error on received data.

M00RXD0

167

M01RXD0

188

M00RXD1

168

M01RXD1

189

Receive data. Nibble receive data MXXRXD3–MXXRXD0 is from the physical media-dependent

front end Data is synchronous to MXXRCLK If MWIDTH bit in the port control register and

M00RXD2

169

front end. Data is synchronous to MXXRCLK. If MWIDTH bit in the port control register and

M00SPEED terminal are set low, then data is received on M00RXD0 and M01RXD0 terminals.

M01RXD2

190

M00SPEED terminal are set low, then data is received on M00RXD0 and M01RXD0 terminals.

M00RXD3

170

M01RXD3

191

M00SPEED

175

Bit-rate selection speed. The speed of the MAC interface is determined by the logic level on

M01SPEED

196

MXXSPEED (low = 10 Mbit/s, high = 100 Mbit/s).

M00TCLK

155

Transmit clock Transmit clock source is from the external PHY

M01TCLK

177

Transmit clock. Transmit clock source is from the external PHY.

TNETX3100 数据表(PDF) 7 Page - Texas Instruments

TNETX3100 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载