数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3100 数据表(PDF) 71 Page - Texas Instruments

部件名 TNETX3100
功能描述  ThunderSWITCHE 10-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3100 数据表(HTML) 71 Page - Texas Instruments

Back Button TNETX3100 Datasheet HTML 67Page - Texas Instruments TNETX3100 Datasheet HTML 68Page - Texas Instruments TNETX3100 Datasheet HTML 69Page - Texas Instruments TNETX3100 Datasheet HTML 70Page - Texas Instruments TNETX3100 Datasheet HTML 71Page - Texas Instruments TNETX3100 Datasheet HTML 72Page - Texas Instruments TNETX3100 Datasheet HTML 73Page - Texas Instruments TNETX3100 Datasheet HTML 74Page - Texas Instruments TNETX3100 Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 80 page
background image
TNETX3100
ThunderSWITCH10-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS031D – JUNE 1997 – REVISED OCTOBER 1997
71
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements (see Note 13 and Figure 21)
EAM interface101112
NO.
MIN
MAX
UNIT
1
tsu(EAM)
Setup time, EAM15–EAM0 valid before OSCIN
8
ns
2
th(EAM)
Hold time, EAM15–EAM0 valid after OSCIN
8
ns
NOTE 13: To determine the start of frame, the external address hardware tests bit 35 of the forward pointer and decodes the first flag nibble placed
on the DRAM data bus. Bit 35 should be 0, indicating a valid data-frame start as opposed to a link buffer transfer. By using the DCAS
signal, the destination address and source address of the frame is extracted for external processing.
The channel destination is returned in one of two methods. If only one port address is specified (effectively a unicast), the EAM15 (MODE
SELECT) signal is asserted, and a 5-bit port code is placed on EAM04–EAM00. If a group multicast is required, the channel bit map
is applied directly to the EAM interface with EAM15 (MODE SELECT) low. The EAM15–EAM0 signals must be valid by the start of the
15th memory access.
All signals in the external address checking interface are synchronous with the DREF clock.
VALID
OSCIN
(input)
DOE
(output)
DWE
(output)
DRAS
(output)
DCAS
(output)
ROW
Col
Col
Col
Col
Col
FPTR
Data
Col
Col
Col
Col
Col
Col
Col
Col
Col
Col
Col
Col
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
0PPP
01UU CCCC
00UU
1BBB
1SSS
CCCC
00UU
CCCC
CCCC
CCCC
CCCC
CCCC
00UU
00UU
00UU
00UU
DA7–DA0
DX2–DX0
(output)
DD31–DD0
(input/
output)
DD35–DD32
(input/
output)
EAM15–EAM0
(input)
Forward Pointer
Field
Low Nibble of
Start Flag
High Nibble of
Start Flag
1
17
2
1
EAM Code
Figure 21. EAM Interface Timing
600 ns
300 ns
300 ns
LEDCLK
(output)
LEDSTR
(output)
LEDDATA
(output)
600 ns
S/W
1
S/W
2
S/W
3
S/W
4
FLOW
Port
00
Port
01
Port
02
Port
03
Port
04
Port
05
Port
06
Port
07
Port
08
Port
09
FAULT
Figure 22. LED Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com