数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3100 数据表(PDF) 67 Page - Texas Instruments

部件名 TNETX3100
功能描述  ThunderSWITCHE 10-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3100 数据表(HTML) 67 Page - Texas Instruments

Back Button TNETX3100 Datasheet HTML 63Page - Texas Instruments TNETX3100 Datasheet HTML 64Page - Texas Instruments TNETX3100 Datasheet HTML 65Page - Texas Instruments TNETX3100 Datasheet HTML 66Page - Texas Instruments TNETX3100 Datasheet HTML 67Page - Texas Instruments TNETX3100 Datasheet HTML 68Page - Texas Instruments TNETX3100 Datasheet HTML 69Page - Texas Instruments TNETX3100 Datasheet HTML 70Page - Texas Instruments TNETX3100 Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 80 page
background image
TNETX3100
ThunderSWITCH10-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS031D – JUNE 1997 – REVISED OCTOBER 1997
67
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements (see Figure 18)
DRAM burst read cycle (TNETX3100 frame buffer read)
NO.
MIN
NOM
MAX
UNIT
1
tc(OSCIN)
Cycle time, OSCIN clock
20
ns
2
tw(OSCINH)
Pulse duration, OSCIN high
8
ns
3
tw(OSCINL)
Pulse duration, OSCIN low
8
ns
Frequency drift, OSCIN clock
±50
ppm
operating characteristics over recommended operating conditions (see Figure 18)
DRAM burst read cycle (TNETX3100 frame buffer read) (with DREF clock)
NO
PARAMETER
TNETX3150A
UNIT
NO.
PARAMETER
MIN
TYP
MAX
UNIT
4
tc(DREF)
Cycle time, DREF clock
20
ns
5
td(DD)1
Delay time, from DREF
↑ to DD35–DD0 valid
25
ns
6
td(DD)2
Delay time, from DREF
↑ to DD35–DD0 invalid
0
ns
7
td(DA)†
Delay time, from DREF
↑ to DA7–DA0 valid/invalid
0
ns
7
td(DX)†
Delay time, from DREF
↑ to DX2–DX0 valid/invalid
0
ns
8
td(DRAS)†
Delay time, from DREF
↑ to DRAS transition
0
ns
9
td(DWE)†
Delay time, from DREF
↑ to DWE transition
0
ns
10
td(DCAS)†
Delay time, from DREF
↑ to DCAS transition
0
ns
11
td(DOE)†
Delay time, from DREF
↑ to DOE transition
0
ns
† All DRAM terminals are specified to have less than a 7-ns variance at any temperature and voltage.
operating characteristics over recommended operating conditions (see Figure 18)
DRAM burst read cycle (TNETX3100 frame buffer read) (with OSCIN clock)
NO
PARAMETER
TNETX3150A
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
12
td(DA)
Delay time, from OSCIN
↑ to DA7–DA0 valid/invalid
3
18
ns
12
td(DX)
Delay time, from OSCIN
↑ to DX2–DX0 valid/invalid
3
18
ns
13
td(DRAS)
Delay time, from OSCIN
↑ to DRAS transition
3
16
ns
14
td(DWE)
Delay time, from OSCIN
↑ to DWE transition
3
16
ns
15
td(DCAS)
Delay time, from OSCIN
↑ to DCAS transition
3
15
ns
16
td(DOE)
Delay time, from OSCIN
↑ to DOE transition
3
18
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com