| 数据搜索系统,热门电子元器件搜索 |
|
TNETX3100 数据表(PDF) 69 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3100 数据表(HTML) 69 Page - Texas Instruments |
|
69 / 80 page ![]() TNETX3100 ThunderSWITCH™ 10-PORT 10-/100-MBIT/S ETHERNET™ SWITCH SPWS031D – JUNE 1997 – REVISED OCTOBER 1997 69 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DIO write cycle D TNETX3100 host-register address data SAD1–SAD0 and SDATA7–SDATA0 are asserted and SRNW is taken low. D After the setup time, SCS is taken low, initiating a write cycle. D The TNET3100 pulls SRDY low as the data is accepted and SDATA7–SDATA0, SAD1–SAD0, and SRNW are deasserted after the hold time is satisfied. D SCS is taken high by the host to complete the cycle, causing SRDY to be deasserted, and SRDY is driven high for one cycle before going to the high-impedance (Z) state. timing requirements (see Note 11 and Figure 19) write cycle DIO interface NO. MIN MAX UNIT 1 tw(SCS) Pulse duration, SCS low 40 ns 2 tsu(SAD) Setup time, SAD1–SAD0 valid before SCS ↓ 0 ns 3 tsu(SDATA) Setup time, SDATA7–SDATA0 valid before SCS ↓ 0 ns 4 tsu(SRNW) Setup time, SRNW low before SCS ↓ 0 ns NOTE 11: The DIO interface/DIO write cycle is asynchronous, allowing easy adaptation to a range of microprocessor devices and computer system interfaces. operating characteristics over recommended operating conditions (see Note 11 and Figure 19) write cycle DIO interface NO. PARAMETER MIN MAX UNIT 5 tw(SRDY) Pulse duration, SRDY high 20 ns 6 td(SRNW) Delay time, from SRDY ↓ to SRNW↑ 0 ns 7 td(SAD) Delay time, from SRDY ↓ to SAD1–SAD0 invalid 0 ns 8 td(SDATA) Delay time, from SRDY ↓ to SDATA7–SDATA0 invalid 0 ns 9 td(SCS-SRDY)1 Delay time from SCS ↑ to SRDY↑ 0 60 ns 10 td(SCS-SRDY)2 Delay time from SCS ↓ to SRDY↓ 0 ns NOTE 11: The DIO interface/DIO write cycle is asynchronous, allowing easy adaptation to a range of microprocessor devices and computer system interfaces. 10 2 1 6 7 8 5 9 Address Data OSCIN (input) SCS (input) SRNW (input) SAD1–SAD0 (input) SDATA7–SDATA0 (input) 3 4 Z Z SRDY (output) Figure 19. DIO Write Cycle |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |