AM79C978VCSLASHW datasheet(105/261 Pages) AMD

105 / 261 page

Am79C978

105

RTABORT

set

the

Am79C978

controller

and

cleared by writing a 1. Writing a 0

has

effect.

RTABORT

cleared by H_RESET and is not

affected by S_RESET or by set-

ting the STOP bit.

STABORT

Send Target Abort. Read as ze-

ro; write operations have no ef-

fect. The Am79C978 controller

will never terminate a slave ac-

cess with a target abort se-

quence.

STABORT is read only.

10-9

DEVSEL

Device Select Timing. DEVSEL

is set to 01b (medium), which

means that the Am79C978 con-

troller will assert DEVSEL two

clock periods after FRAME is as-

serted.

DEVSEL is read only.

DATAPERR

Data

Parity

Error

Detected.

DATAPERR is set when the

Am79C978 controller is the cur-

rent bus master and it detects a

data parity error and the Parity

Error Response enable bit (PCI

Command register, bit 6) is set.

During the data phase of all

memory read commands, the

Am79C978 controller checks for

parity error by sampling AD[31:0],

C/BE[3:0], and the PAR lines.

During the data phase of all

memory write commands, the

Am79C978 controller checks the

PERR input to detect whether the

target has reported a parity error.

DATAPERR

set

the

Am79C978

controller

and

cleared by writing a 1. Writing a 0

has no effect. DATAPERR is

cleared by H_RESET and is not

affected by S_RESET or by set-

ting the STOP bit.

FBTBC

Fast

Back-To-Back

Capable.

Read as one; write operations

have no effect. The Am79C978

controller is capable of accepting

fast

back-to-back

transactions

with the first transaction address-

ing a different target.

6-5

RES

Reserved locations. Read as

zero; write operations have no ef-

fect.

NEW_CAP New Capabilities. This bit indi-

cates whether this function imple-

ments

list

extended

capabilities such as PCI power

management. When set, this bit

indicates the presence of New

Capabilities. A value of 0 means

that this function does not imple-

ment New Capabilities.

Read as one; write operations

have no effect. The Am79C978

controller supports the Linked

Additional Capabilities List.

3-0

RES

Reserved locations. Read as

zero; write operations have no ef-

fect.

PCI Revision ID Register

Offset 08h

The PCI Revision ID register is an 8-bit register that

specifies the Am79C978 controller revision number.

The value of this register is 5Xh with the lower four bits

being silicon-revision dependent.

The PCI Revision ID register is located at offset 08h in

the PCI Configuration Space. It is read only.

PCI Programming Interface Register

Offset 09h

The PCI Programming Interface register is an 8-bit reg-

ister that identifies the programming interface of

Am79C978 controller. PCI does not define any specific

vices. The value of this register is 00h.

The PCI Programming Interface register is located at

offset 09h in the PCI Configuration Space. It is read only.

PCI Sub-Class Register

Offset 0Ah

The PCI Sub-Class register is an 8-bit register that iden-

tifies specifically the function of the Am79C978 control-

ler. The value of this register is 00h which identifies the

Am79C978 device as an Ethernet controller.

The PCI Sub-Class register is located at offset 0Ah in

the PCI Configuration Space. It is read only.

AM79C978VC/W 数据表(PDF) 105 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 105 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C978VC/W 数据表(PDF) 105 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 105 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载