AM79C978VCSLASHW datasheet(124/261 Pages) AMD

124 / 261 page

124

Am79C978

MREINTE

PHY Management Read Error In-

terrupt Enable. If MREINTE is

set, the MREINT bit will be able to

set the INTR bit.

This bit is always read/write ac-

cessible. MREINTE is set to 0 by

H_RESET and is not affected by

S_RESET or setting the STOP bit

MAPINT

PHY Management Auto-Poll In-

terrupt. The PHY Auto-Poll inter-

rupt is set by the Am79C978

controller to indicate that the cur-

rently read status does not match

the stored previous status indi-

cating a change in state for the in-

ternal PHY. A change in the Auto-

Poll Access Method (BCR32, Bit

11) will reset the shadow register

and will not cause an interrupt on

the first access from the Auto-Poll

section. Subsequent accesses

will generate an interrupt if the

shadow register and the read

When MAPINT is set to 1, INTA is

asserted if the enable bit MAP-

INTE is set to 1.

This bit is always read/write ac-

cessible. MAPINT is cleared by

the host by writing a 1. Writing a

0 has no effect. MAPINT is

cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

MAPINTE

PHY Auto-Poll Interrupt Enable.

If MAPINTE is set, the MAPINT

bit will be able to set the INTR bit.

This bit is always read/write ac-

cessible. MAPINTE is set to 0 by

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

MCCINT

PHY

Management

Command

Complete Interrupt. The PHY

Management Command Com-

plete Interrupt is set by the

Am79C978 controller when a

read or write operation to the in-

ternal PHY Data Port (BCR34) is

complete.

When MCCINT is set to 1, INTA

is asserted if the enable bit MC-

CINTE is set to 1.

This bit is always read/write ac-

cessible. MCCINT is cleared by

the host by writing a 1. Writing a

0 has no effect. MCCINT is

cleared by H_RESET and is not

affected by S_RESET or setting

the STOP bit.

MCCINTE

PHY

Management

Command

Complete Interrupt Enable. If

MCCINTE is set to 1, the MC-

CINT bit will be able to set the

INTR bit when the host reads or

writes to the internal PHY Data

Port (BCR34) only. Internal PHY

Management Commands will not

generate an interrupt. For in-

stance Auto-Poll state machine

generated management frames

will not generate an interrupt

upon completion unless there is a

compare error which gets report-

ed through the MAPINT (CSR7,

bit 6) interrupt or the MCCIINTE

is set to 1.

This bit is always read/write ac-

cessible. MCCINTE is set to 0 by

H_RESET and is not affected by

S_RESET or setting the STOP

bit.

MCCIINT

PHY

Management

Command

Complete Internal Interrupt. The

PHY

Management

Command

Complete Interrupt is set by the

Am79C978 controller when a

read or write operation on the in-

ternal PHY management port is

complete from an internal opera-

tion. Examples of internal opera-

tions

are

Auto-Poll

PHY

Management

Port

generated

management frames. These are

normally hidden to the host.

When MCCIINT is set to 1, INTA

is asserted if the enable bit MC-

CINTE is set to 1.

This bit is always read/write ac-

cessible. MCCIINT is cleared by

the host by writing a 1. Writing a

0 has no effect. MCCIINT is

cleared by H_RESET and is not

AM79C978VC/W 数据表(PDF) 124 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 124 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM79C978VC/W 数据表(PDF) 124 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 124 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载