| 数据搜索系统,热门电子元器件搜索 |
|
SPEAR320S 数据表(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S 数据表(HTML) 66 Page - STMicroelectronics |
|
66 / 113 page ![]() Pin description SPEAr320S 66/113 Doc ID 022508 Rev 2 3.5 PL_GPIO and PL_CLK pin sharing for debug and test modes In some cases the PL_GPIO and PL_CLK pins may be used in different ways for debugging purposes. There are four different cases (see also Table 32): 1. Case 0 - All the PL_GPIO and PL_CLK get values from Boundary scan registers during Ex-test instruction of JTAG . Typically, this configuration is used to verify the correctness of the soldering process during the production flow. The pad (PL_GPIO or PL_CLK) is driven by the Boundary Scan Register, and disconnected from the I/O function used in functional mode. 2. Case 1 - All the PL_GPIO and PL_CLK maintain their original meaning and the JTAG Interface is disconnected from the processor. 3. Case 2 - All the PL_GPIO and PL_CLKmaintain their original meaning but the JTAG Interface is connected to the processor. This configuration is useful during the development phase, but offers only “static” debug. 4. Case 3 - Some PL_GPIOs, as shown in Table 32 below, are used to connect the ETM9 lines to an external box. This configuration is typically used only during the development phase. It offers a very powerful debug capability. When the processor reaches a breakpoint it is possible, by analyzing the trace buffer, to understand the reason why the processor has reached the break. Table 32. Ball sharing during debug Signals Case 0 - boundary scan Case 1 - no debug Case 2 - static debug Case 3 - full debug TEST_0 0 0 1 0 TEST_1 0 0 0 1 TEST_2 0 1 1 1 TEST_3 0 1 1 1 TEST_4 1 0 0 0 nTRST nTRST_bscan nc nTRST_ARM nTRST_ARM TCK TCK_bscan nc TCK_ARM TCK_ARM TMS TSM_bscan nc TMS_ARM TMS_ARM TDI TDI_bscan nc TDI_ARM TDI_ARM TDO TDO_bscan nc TDO_ARM TDO_ARM PL_GPIOxxx/ PL_CLKx (all pins) Used for boundary scan Functional mode Functional mode PL_GPIO97- PL_GPIO73 used for debug, Refer to Table 15: PL_GPIO/PL_CLK multiplexing scheme and reset states on page 43 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |